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The primary goal of this thesis is to implement the HD Photo encoding algorithm using Verilog 
HDL in hardware.  The HD Photo algorithm is relatively new and offers several advantages over 
other digital still continuous tone image compression algorithms and is currently under review by 
the JPEG committee to become the next JPEG standard, JPEG XR.   
 
HD Photo was chosen to become the next JPEG standard because it has a computationally light 
domain change transform, achieves high compression ratios, and offers several other 
improvements like its ability to supports a wide variety of pixel formats.  HD Photo’s 
compression algorithm has similar image path to that of the baseline JPEG but differs in a few 
key areas.  Instead of a discrete cosine transform HD Photo leverages a lapped biorthogonal 
transform.  HD Photo also has adaptive coefficient prediction and scanning stages to help furnish 
high compression ratios at lower implementation costs. 
 
In this thesis, the HD Photo compression algorithm is implemented in Verilog HDL, and three 
key stages are further synthesized with Altera’s Quartus II design suite with a target device of a 
Stratix III FPGA.  Several images are used for testing for quality and speed comparisons between 
HD Photo and the current JPEG standard using the HD Photo plug-in for Adobe’s Photoshop 
CS3. The compression ratio when compared to the current baseline JPEG standard is about 2x so 
the same quality image can be stored in half the space. Performance metrics are derived from the 
Quartus II synthesis results. These are approximately 108,866 / 270,400 ALUTs (40%), a 10 ns 
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ASIC: Application Specific Integrated Circuit – An integrated circuit that was 








BGR: Blue Green Red – A pixel format describing the order of three color planes.  
 
 
Block: A 4x4 matrix of coefficient data co-located across all color channels 
 
 
BMP: File extension used to denote a bitmap file format. 
 
 
CBP: Coded Block Pattern – Encoded series of bits that detail on which portion of the 
image contains meaningful data. 
 
 
Codec: A combination of both an encoder and decoder 
 
 












HDL: Hardware Description Language – Description of a computer language that is 
commonly used to design and test analog, digital, and mixed-signal circuits. 
 
 
HDP: HD Photo – Image codec and file format standard developed by Microsoft. Also 
may be used as the file extension. 
 
 
HDR: High Dynamic Range – Term used to describe pixel formats that can represent a 
significantly amount of colors by using more bits per pixel. 
 
 
HEX: File extension used for files containing a series of hexadecimal number values. 
 
 
ISO: International Organization for Standardization – Non-governmental organization 
that sets international standards for a wide range of applications. 
 
 
JPEG Joint Photographic Experts Group – Is a group of experienced professions in the 
area of photography. The acronym has also come to describe the codec standard 
ix 
 
produced by the group. 
 
 
LBT: Lapped Biorthogonal Transform – Main 2 stage reversible transform leveraged 
in the HD Photo compression algorithm to change domains. 
 
 




Macroblock: A 4x4 matrix of blocks, which subsequently makes a 16x16 matrix of coefficient 
data co-located across all color channels 
 
 
MFP: Multifunction Printer – Device usually capable of more than just printing, 
including such features as scanning, copying, and faxing. 
 
 




POT: Photo Overlap Transform – 4x4 block transform that may occur within the LBT 




QP: Quantization Parameter – Describes a single or set of values used in the 
quantization stage of the algorithm 
 
 
RGB: Red Green Blue – A pixel format describing the order of three color planes.  
 
 




VLC: Variable Length Code – Term used to describe an encoding pattern that replaces 
fixed length elements with elements that vary in bit depth with the intention of 
reducing the total bits. 
 
 
YUV: Color space using three channels, one luma, y, and two chroma, u & v.  
 
 
YUV420: YUV colorspace where a sample of the luma channel is a 4x4 matrix of pixel 




YUV422: YUV colorspace where a sample of the luma channel is a 4x4 matrix of pixel 




YUV444: YUV colorspace where a sample of the luma channel is a 4x4 matrix of pixel 





As technology improves and the demand for image quality increases the topic of efficient image 
compression is as relevant as ever.  Many image compression algorithms are ill equipped to 
handle new high dynamic range (HDR) and wide gamut formats because their algorithms were 
developed with a generic three color channel eight bits of pixel data per channel model.  New 
color formats may use 16 or even 32 bits per color channel and in some cases there are more than 
three color channels.  This new image compression paradigm provides motivation to create a 
versatile compression algorithm that is capable of accommodating the majority of the color 
format spectrum while still remaining computationally efficient and portable. 
 
The JPEG committee has been responsible for overseeing and developing new digital image 
compression algorithms for almost two decades.  The committee was formed in 1986 and had its 
original lossy JPEG standard that is still widely used today, ISO 10918-1, was under 
development in 1990 accepted in 1994 [4,8,18]. Since then there have been modified versions 
that standard that have allowed lossless encoding and 12-bits of data per color channel. In an 
effort to improve compression ratios add niceties such as ROI and progressive decoding a new 
standard was developed and released in the year 2000 called JPEG 2000, ISO 15444-1:2000 [8]. 
Currently Microsoft’s HD Photo is in the review process of becoming the newest JPEG standard 
and is tentatively referred to as JPEG XR. 
 
 HD Photo offers many of the enhancements to an image compression algorithm that the JPEG 
committee is looking for.  Some of the advantages include its ability to support a wide variety 
pixel formats and other capabilities that are great for software applications, but present a 
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daunting task to implement in hardware.  Because of hardware’s rigid nature it is possible to 
constrain the design to implement only the necessary components of the algorithm while still 
delivering a solution that is faster than software. 
 
The Quartus II design suite was developed by Altera.  It is a comprehensive tool that is used to 
simulate, synthesize, and analyze HDL code target Altera’s various FPGA products. This tool 
was used to verify the correctness of the data stream, as well as synthesize the components of the 
design to obtain timing, power, and gate count information. 
 
The first chapter covers general encoding practices and how they compare and are applied within 
the HD Photo algorithm.  Chapter two discusses how the various parts implemented for the 
encoder are designed and work.  The third chapter elaborates on how each component was 
designed and implemented for a hardware solution.  Chapter four summarizes how the design 
was verified for functionality and operation. The fifth chapter presents the results achieved by 
this design and the encoding algorithm itself.  Finally the sixth chapter provides some closing 
remarks about this thesis and where its future lies. 
 
Images used for testing and simulations are in Appendix A.  The Verilog Code for the three 
synthesized modules of the encoder can be found in Appendix B. The Perl script used to convert 
the BMP into a HEX file is located in Appendix C.  Finally the synthesis reports generated by 





1.1 Common Image Compression Techniques 
 
There are several techniques used to reduce the overall storage imprint of an image.  For most 
applications lossy compression is suitable but some need to be lossless.  Lossless codecs need to 
perfectly reconstruct the original sample, constraining the areas in which to achieve a bit savings.  
On the other hand lossy image codecs take advantage of the fact that some visual data is 
irrelevant or unperceivable and maybe removed from the image without degrading the quality.   
Some of the techniques used in common image compression standards include a domain 
transference, quantization, and encoding.  
 
1.1.1 Domain Transference 
 
Finding a suitable domain in which to operate can greatly increase the ability to reduce the 
sample size.  For instance taking pixel coefficients into a domain that can exploit the samples’ 
luminance and chrominance is advantageous because the human eye is more sensitive to 
luminance.  By doing so the chrominance channels of the image may be sub-sampled reducing 
the pixel data on these channels by half or more. 
 
Transferring pixel coefficient data into the frequency domain is another useful technique because 
the human eye can perceive lower spatial frequencies better than high frequencies.  For lossy 
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image compression the data that falls into the invisible or barely visible spatial frequencies may 




Quantization is a technique that can only be taken advantage of by lossy codecs.  Essentially it 
removes some of the least significant bits of the pixel coefficient data by dividing them by some 
factor in an attempt to remap the displayable color space.  Using a smaller color space allows 
each pixel to be represented by fewer bits, but the quantization factor used can have a great 
impact on the sample quality.  For if the quantization parameters are too high, a significant 





There are numerous different types of encoding algorithms that exist today, but in terms of image 
compression there are a handful of techniques to reduce the bitstream that can be leveraged by 
both lossy and lossless codecs.  Simplistically there is redundant data within an image that can be 
coded to reduce the bitstream.  A popular encoding algorithm, Huffman Encoding, uses variable 
length codes assigning shorter codes and longer codes for those events predetermined based on 
their possibility of the event occurring. By assigning shorter codes to the high probability events 
there should be an overall reduction from a fixed length source even though there might be a few 
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events requiring a longer code than their original fixed length.  Another popular technique is run 
length encoding when dealing with sparse data sets. Knowing that there are predominately trivial 
zeros within a stream of data allows for symbols to be created that contain information on non-
zero data and the string of zeros adjacent. These generated symbols are smaller in quantity than 
the original amount of data coefficients and are another avenue to achieve a lesser bitstream. 
 




The baseline implementation of the JPEG standard uses three color channels, 8-bits of data per 
channel, and is lossy.  There exist other versions of JPEG that are capable of supporting lossless 
encoding and up to 12-bits of data per color channel [18]. The baseline implementation has 
become ubiquitous within the digital continuous tone still image field.  JPEG sees use in a wide 
variety of applications including but not limited to digital cameras, printing devices, and over the 
internet.  JPEG is so popular because it offers a scalable compression ratio that has a reasonable 
tradeoff between compressed image size and image quality.  Under normal circumstances a 
compression ratio of 10:1 can be used with minimal image degradation. 
 
The despite the widespread support of JPEG there are several limitations.  Newer pixel formats, 
especially HDR and wide gamut formats, have too many bits per pixel to be compressed using 
current JPEG implementations.  Each time an image is opened and edited using the lossy codec 
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more of the original data is lost and artifacts within the image can increase.  The compressed 
image bitstream is created in such a manner that ROI decoding is unavailable, meaning the 
compressed image file cannot produce its own thumbnail or be progressively decoded. 
 
1.2.2 JPEG 2000 
 
In an effort to achieve higher compression ratios and support for random bitstream access the 
JPEG 2000 standard was developed as a replacement.  JPEG 2000 overhauled the compression 
algorithm by substituting JPEG’s Discrete Cosine Transform (DCT) with a Discrete Wavelet 
Transform (DWT) and adding support for tiling.  Tiling decouples regions of image so they may 
be independently decoded. Independent data groupings provide the ability to randomly access 
data within the bitstream.  The DWT and enhanced entropy encoding enable higher compression 
ratios over the original JPEG standard, but it comes at a price.  The compression algorithm is 
quite mathematically intensive, requires the use of floating point arithmetic, and has a greater 
memory footprint.  These drawbacks make JPEG 2000 rather costly to implement and it never 
gained widespread support from web browsers and embedded applications like digital cameras.  
JPEG 2000 never fully replaced the original JPEG standard as intended.  It survives on in niche 




1.3 HD Photo 
 
The first and foremost objective of HD Photo was to provide an expansive end-to end codec that 
can provide excellent compression ratios while still maintaining superior image quality.  As seen 
in Figure 1.1 at a high level HD Photo is quite similar to the JPEG standard but there is quite a 
bit that occurs underneath that separate these two codecs.   
 
 
Figure 1.1. JPEG and HD Photo Compression Steps [17] 
 
The JPEG process is fairly rigid with a set transform, scanning pattern, and encoding scheme.  
The only real mechanism that can alter the compression ratios is adjusting the quantization 
factor.  HD photo on the other hand has three settings for the transformation stage that can be 
tailored for performance, quality, or somewhere in between.  The quantization stage can use 
different quantization parameters (QP) based on spatial locality, frequency band, and color 
channel.  Coefficient prediction and scanning is used to reorder the data stream to obtain a more 
desirable input into the encoding stage.  These two stages adapt on the fly based on current data 
within the stream and get altered based on predictions for future data.  The encoding stage also 
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keeps a statistical measure for which variable length coding (VLC) table is used and switches to 
a different code if it is probable to provide a reduction in the average code per element size. 
 
1.3.1 Supported Pixel Formats 
 
As mentioned previously part of what makes HD Photo such an attractive candidate to become a 
standard is its offering of an extensive variety of supported pixel and data formats.  Acceptable 
data can differ in numerical format, number of color channels, organization of color channels, 
and even bit depth. 
 
HD Photo has support for unsigned integer, signed integer, fixed point and floating point data.   
These number formats can also vary on bit depth as well up to 32 bits per data element.  
However when using any data format above 26 bits lossless image compression is no longer an 
option due to clipping that will occur somewhere within the algorithm. 
 
The proposed standard also can handle up to eight channels of data along with an optional alpha 
channel used for transparency making a total of nine possible channels.  While most instances 
will only use three or four channels the added functionality provides value for the future of codec 
to support unrealized formats that may take advantage of them. 
 
A complete list of currently accepted formats can be seen in Table 1.1 describing the entire list of 
different configurations. To synopsize there is support for RGB, Gray, CMYK, black & white, 
and N-channels all with the optional alpha plane. 
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 Table 1.1. Complete List of Supported 
Pixel Formats [13] 
PixelFormat Ch BPC BPP Num 
24bppRGB 3 8 24 UINT 
24bppBGR 3 8 24 UINT 
32bppBGR 3 8 24 UINT 
48bppRGB 3 16 48 UINT 
48bppRGBFixedPoint 3 16 48 SINT 
48bppRGBHalf 3 16 48 Float 
96bppRGBFixedPoint 3 32 96 SINT 
128bppRGBFloat 3 32 128 Float 
16bppBGR555 3 5 16 UINT 
16bppBGR565 3 5,6,5 16 UINT 
32bppBGR101010 3 10 32 UINT 
32bppRGBE 3 16 32 Float 
32bppBGRA 4 8 32 UINT 
64bppRGBA 4 16 64 UINT 
64bppRGBAFixedPoint 4 16 64 SINT 
64bppRGBAHalf 4 16 64 Float 
128bppRGBAFixedPoint 4 32 128 SINT 
128bppRGBAFloat 4 32 128 Float 
32bppPBGRA 4 8 32 UINT 
64bppPRGBA 4 16 64 UINT 
128bppPRGBAFloat 4 32 128 Float 
8bppGray 1 8 8 UINT 
16bppGray 1 16 16 UINT 
16bppGrayFixedPoint 1 16 16 SINT 
16bppGrayHalf 1 16 16 Float 
32bppGrayFixedPoint 1 32 32 SINT 
32bppGrayFloat 1 32 32 Float 
BlackWhite 1 1 1 UINT 
32bppCMYK 4 8 32 UINT 
64bppCMYK 4 16 64 UINT 
40bppCMYKAlpha 5 8 40 UINT 
80bppCMYKAlpha 5 16 80 UINT 
24bpp3Channels 3 8 24 UINT 
32bpp4Channels 4 8 32 UINT 
40bpp5Channels 5 8 40 UINT 
48bpp6Channels 6 8 48 UINT 
56bpp7Channels 7 8 56 UINT 
64bpp8Channels 8 8 64 UINT 
48bpp3Channels 3 16 48 UINT 
64bpp4Channels 4 16 64 UINT 
80bpp5Channels 5 16 80 UINT 
96bpp6Channels 6 16 96 UINT 
112bpp7Channels 7 16 112 UINT 
128bpp8Channels 8 16 128 UINT 
32bpp3ChannelsAlpha 4 8 32 UINT 
40bpp4ChannelsAlpha 5 8 40 UINT 
48bpp5ChannelsAlpha 6 8 48 UINT 
56bpp6ChannelsAlpha 7 8 56 UINT 
64bpp7ChannelsAlpha 8 8 64 UINT 
72bpp8ChannelsAlpha 9 8 72 UINT 
64bpp3ChannelsAlpha 4 16 64 UINT 
80bpp4ChannelsAlpha 5 16 80 UINT 
96bpp5ChannelsAlpha 6 16 96 UINT 
112bpp6ChannelsAlpha 7 16 112 UINT 
128bpp7ChannelsAlpha 8 16 128 UINT 





1.3.2 Data Hierarchy 
 
Within the HD Photo codec pixel data is grouped into various levels of granularity that are 
leveraged throughout.  The smallest piece of data is a single pixel coefficient.  These coefficients 
are then grouped into 4x4 matrix of adjacent values and are referred to as a blocks. Blocks are in 
turn regrouped into a 4x4 matrix called a macroblock.  The next largest groupings are tiles which 
are arbitrary sets of the subdivided image. Tiles can vary in width and height but all tiles in the 
same row must have the same height and likewise all tiles in the same column must have the 
same width.  The largest grouping is the image itself which is extended to fall on macroblock 
boundaries. The extension is performed in order to reduce the design logic that would be needed 





Figure 1.2. Spatial Layout of Macroblock Aligned Image [13,18] 
 
1.3.3 Frequency Hierarchy 
 
Within the spatial layout the data is orthogonally represented in the frequency domain as well.  
As a result of the transform stage the coefficients are grouped into three groups, DC, lowpass 
(LP), and highpass (HP). A flow of this process is illustrated in Figure 1.3 and depicts how in 
two separate stages one macroblock contains one DC, 15 LP, and 240 HP coefficients.  Even 
though it might appear that these pixels are then grouped separately, they are in fact still within 




Figure 1.3. Process of Developing Frequency Hierarchy 
 
 
The first stage of the LBT produces one DC coefficient in the top left corner of each block and 
the other 15 AC coefficients in the block become the HP band.  The second stage of the LBT 
operates on the 16 DC coefficients in the macroblock created in the first stage and are operated 
on as a block of their own.  The DC of the DC coefficients becomes the DC band, 15 AC of DC 
coefficients become the LP band, and the rest remain HP coefficients. 
 
1.3.4 Bitstream Structure 
 
A HDP file is arranged so that the beginning set of bytes is dedicated to metadata describing the 
rest of the file. This information is followed by an index table that marks where each tile is 
located in the bitstream. However each tile may be laid out according to its spatial or frequency 
hierarchy, the choice between the two has no real impact on image quality or compression 
ability.  The only difference is that the frequency hierarchy separates out the data produced as a 
result of coefficient normalization that generally has limited information relevant to the quality 





Figure 1.4. HD Photo Bitstream Structure [13,15] 
 
1.3.5 Supported Features 
 
One of the benefits of HD Photo is that it can provide both lossy and lossless image compression 
using the same algorithm.  This is achieved by using a quantization factor of one, which 
inherently does not alter the transform data.  Other benefits include the use of tiling like that of 
JPEG 2000, that enable progressive and ROI decoding.  Similarly because of how the 
compressed bitstream is structured the encoded image contains its own thumbnail image.  HD 
Photo also offers support for lossless transcoding operations like flips and rotations on the 
compressed image through reordering the macroblocks.  A list of the eight supported operations 
can be found in Table 1.2. 
 



















Rotate 90o  
CW & flip 
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& vertical 











It is important to note that in an embedded system the image input source is fixed so the 
incoming data format is predetermined.  For this implementation the pixel format is presumed to 
use Blue Green Red (BGR), 8-bit, unsigned integer data.  The image size is limited to 11” x 14” 
at 600 DPI which is approximately a maximum of 56 megapixels.  Reducing the amount of 
ambiguity in the design allows for a tighter coupled solution that can improve performance, 
shrink the number of logic elements, decrease the amount of test cases, and minimize possible 
errors introduced by an elaborate design. 
 
Data streams into the compression algorithm as a series of pixels in raster scan order.  The scan 
order progresses left to right then top to bottom forming the macroblock aligned image.  
Internally all pixel formats are converted so that each image is concurrently represented by a set 
of up to 16 color channels, its spatial layout, and its frequency layout.  Storing the image like this 
provides improved computational flexibility with minimal overhead since the image data size 
remains unchanged. 
 
With respect to the color channel representation of the image the first channel is known as the 
luma or luminance channel and the rest are chroma or chrominance channels. The number of 
chroma channels may vary depending on the color format that is used.  In this implementation 
the internal color space is YUV444 and there are two chroma channels.  The luma channel, Y, is 
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responsible for luminance and resembles the monochrome representation of the image.  The 
chroma channels, U and V, are accountable for the colors in the image.  The optional alpha 
channel was not applied to add a dimension of transparency to the image.  
 
Each color channel has its own spatial hierarchy and usually has the same resolution but there are 
some exceptions.  The human eye is more sensitive to the luminance so it is possible to down 
sample the chroma channels in lossy modes and reduce the memory footprint while still 
maintaining a quality image.   For a 4x4 2-D block of pixels on the Y channel, the corresponding 
chroma channels may be fully sampled, YUV444, half sampled in the horizontal direction, 
YUV422, or half sampled in both the horizontal and vertical direction, YUV420.  The YUV444 
color space is used in order to keep the data flow and transform components identical for all of 
the channels reducing the complexity of the design but requires more logic. 
  
2.2 Image Setup 
 
To simulate an image path data from a BMP bitmap image file must be converted so that it 
usable by the rest of the encoder.  The data coefficients are read using a Perl script and rewritten 
as a series of hex values.  The hex values and then able to be read by the testbench at runtime. 
 




The color transform module takes stream of pixel values in BGR sequencing and creates a 
macroblock aligned image across the YUV444 color space. As the hex data arrives it must be 











2.4 Lapped Biorthogonal Transform 
 
There are two essential operators used within the LBT, the Photo Core Transform (PCT) and 
Photo Overlap Transform (POT).  The PCT is comparable to the DCT from the original JPEG 
standard in that it exploits spatial locality and has similar drawbacks.  However instead of using 
an 8x8 matrix of data HD Photo uses a 4x4 matrix.  Block transforms are ill-suited for taking 
advantage of redundancy across block boundaries resulting in possible blocking artifacts in the 
compressed image.  The POT was designed to help mitigate this drawback by operating on data 
across block boundaries as illustrated in Figure 2.1.  Each stage requires a PCT, but the POT is 
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optional.  The POT has three different configurations, on for both, off for both, or on for only the 
first stage.  The quality and performance requirements can dictate how the POT needs to 
supported, possibly reducing the size and complexity.  For this design the POT will be on for 
both stages to achieve the best image quality.   
 
 
Figure 2.1. PCT and POT Operation Boundaries [14] 
 
One of the main implementation issues of the compression algorithm is the tradeoff between 
maintaining a small memory footprint and a fully pipelined design.  Images can be of significant 
size and increasing the image buffers within design can be proportionally related to the size and 






Figure 2.2. Various LBT Implementation Techniques 
 
Figure 2.2A demonstrates how one image buffer can drive and store data to and from the 
appropriate transform(s).  This approach uses the least amount of memory, but requires either 
each transform to complete one at a time or a fairly sophisticated image buffer to continually 
load and store sets of data.  Figure 2.2B uses an intermediary partial image buffer that allows the 
coefficients to enter the PCT directly from the POT.  The advantage to using the partial buffer is 
an improved pipeline architecture that does not require the space of a second full image buffer.  
If no POT is applied at either stage then the two implementations are identical.  This design 
however implements an approach that resembles Figure 2.2C which is a fully pipelined and will 
yield the highest throughput and largest memory footprint.  Like Figure 2.2B, partial buffers are 
used in between the transform gaps.  Once all the data is loaded into the first transform the 




2.4.1 Photo Core Transform 
 
The PCT itself is comprised of several smaller transforms because a separable 2-D transform can 
be implemented by performing 1-D transforms on the rows of data in conjunction with a 1-D 
transforms on the columns of data. 
 
2.4.1.1 2x2 Hadamard Transform 
 
The Hadamard transform is a 2-point operator that can mathematically be described by equation 
2.4. The 2x2 Hadamard transform is developed by taking the Kronecker product of the 2-point 











2x2T_h (a,b,c,d, R) { 
    int t1, t2 
    a += d 
    b –= c 
    t1 = ((a – b + R) >> 1) 
    t2 = c 
    c = t1 – d 
    d = t1 – t2 
    a –= d 
    b += c 
} 
 
Figure 2.3. Pseudo-code for 2x2 Hadamard Transform [13] 
 
2.4.1.2 2x2 Odd Transform 
 
The odd transform was developed by taking the Kronecker product of a 2-point rotation operator 





The transform can be reduced to a set of equations including four that are non-trivial as described 




T_odd (a,b,c,d)  { 
    b –= c; 
    a += d; 
    c += ((b + 1) >> 1); 
    d = ((a + 1) >> 1) – d; 
 
    b –= ((3*a + 4) >> 3); 
    a += ((3*b + 4) >> 3); 
    d –= ((3*c + 4) >> 3); 
    c += ((3*d + 4) >> 3); 
 
    d += (b >> 1); 
    c –= ((a + 1) >> 1); 
    b –= d; 
    a += c; 
} 
 
Figure 2.4. Pseudo-code for 2x2 Odd Transform [13] 
 
 
2.4.1.3 2x2 Odd-Odd Transform 
 
The odd-odd transform was developed by taking the Kronecker product of a 2-point rotation 
operator with itself.  The transform can be reduced to a set of equations including three that are 





T_odd_odd (a,b,c,d)  { 
    int t1, t2; 
    b = –b; 
    c = –c; 
 
    d += a; 
    c –= b; 
    a –= (t1 = d >> 1); 
    b += (t2 = c >> 1); 
 
    a += ((b * 3 + 4) >> 3); 
    b –= ((a * 3 + 3) >> 2); 
    a += ((b * 3 + 3) >> 3); 
 
    b –= t2; 
    a += t1; 
    c += b; 
    d –= a; 
} 
 
Figure 2.5. Pseudo-code for 2x2 Odd-Odd Transform [13] 
 
2.4.1.4 4x4 Photo Core Transform 
 
The PCT itself is a series of Hadamard, odd, and odd-odd transforms. The order and data flow 
can be found in the pseudo code of Figure 2.6.  In total each PCT contains 15 non-trivial 
operations. The set of transforms used can logically be broken up to occur in two separate stages 




4x4PCT (Coeff[0], …, Coeff[15]) { 
// First stage 
    2x2T_h(Coeff[0], Coeff[3], Coeff[12], Coeff[15], 0) 
    2x2T_h(Coeff[5], Coeff[6], Coeff[9], Coeff[10] , 0) 
    2x2T_h(Coeff[1], Coeff[2], Coeff[13], Coeff[14] , 0) 
    2x2T_h(Coeff[4], Coeff[7], Coeff[8], Coeff[11] , 0) 
// Second stage 
    2x2T_h(Coeff[0], Coeff[1], Coeff[4], Coeff[5], 1) 
    T_odd(Coeff[2], Coeff[3], Coeff[6], Coeff[7]) 
    T_odd(Coeff[8], Coeff[12], Coeff[9], Coeff[13]) 
    T_odd_odd(Coeff[10], Coeff[11], Coeff[14], Coeff[15]) 
// Permute the coefficients 
    FwdPermute(Coeff[0], Coeff[1], …, Coeff[15]) 
} 
 
Figure 2.6. Pseudo-code for 4x4 PCT [13] 
 
2.4.2 Photo Overlap Transform 
 
The POT uses some of the same transforms as the PCT but includes another two.  These two are 
the 2-point rotation and the 2-point scaling operations.  Since the POT operates across 
macroblock boundaries edge cases are created that require the use of a 4-point transform along 
with a 4x4 transform.   
 
2.4.2.1 2-Point Rotation 
 
The rotate transform can be found in equation 2.6 and is demonstrated in pseudo-code with three 





fwdRotate (a,b) { 
    a += ((b * 3 + 8) >> 4); 
    b –= ((a * 3 + 4) >> 3); 
    a += ((b * 3 + 8) >> 4); 
} 
 
Figure 2.7. Pseudo-code for 2-Point Rotation Transform [13] 
 
2.4.2.2 2-Point Scaling 
 
The scaling function is a result of the matrix that can be found in equation 2.7 [13].  It can be 





fwdScale (a,b)  { 
    b += a; 
    a –= ((b + 1) >> 1); 
    b –= ((a * 3 + 4) >> 3); 
    a –= ((b * 3 + 8) >> 4); 
    b –= ((a * 3 + 0) >> 3); 
    a += ((b + 1) >> 1); 
    b –= a; 
} 
 




2.4.2.3 4-Point Overlap Transform 
 
At both stages there is a ring of coefficients two thick that the 4x4 POT cannot be applied to.  
The 2x2 matrix of coefficients formed at each corner are passed through while the rest of the 
border is grouped into 2x4 blocks and fed through two of the 4-point POT.  The pseudo-code 
describing the 4-point POT containing nine non-trivial operations can be found in Figure 2.9. 
 
4PreFilter (a,b,c,d)  { 
    a –= ((d * 3 + 16) >> 5); 
    b –= ((c * 3 + 16) >> 5); 
    d –= ((a * 3 + 8) >> 4); 
    c –= ((b * 3 + 8) >> 4); 
    a += d – ((d * 3 + 16) >> 5); 
    b += c – ((c * 3 + 16) >> 5); 
    d –= ((a + 1) >> 1); 
    c –= ((b + 1) >> 1); 
     
    fwdRotate(c, d); 
     
    d += ((a + 1) >> 1); 
    c += ((b + 1) >> 1); 
    a –= d; 
    b –= c; 
} 
 
Figure 2.9. Pseudo-code for 4-Point POT [13] 
 
2.4.2.4 4x4 Photo Overlap Transform 
 
The POT like the PCT is a series of smaller transforms with 27 non-trivial operations.  Logically 
the flow of transforms can be separated into four different pipelined stages.  The pseudo code 
describing the series of transforms can be found in Figure 2.10. 
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4x4PreFilter (a,b,...,p) { 
    2x2T_h(a, d, m, p, 0); 
    2x2T_h (b, c, n, o, 0); 
    2x2T_h (e, h, i, l, 0); 
    2x2T_h (f, g, j, k, 0); 
 
    fwdScale (a, p); 
    fwdScale (b, l); 
    fwdScale (e, o); 
    fwdScale (f, k); 
 
    fwdRotate (n, m); 
    fwdRotate (j, i); 
    fwdRotate (h, d); 
    fwdRotate (g, c); 
    T_odd_odd (k, l, o, p); 
 
    2x2T_h (a, m, d, p, 0); 
    2x2T_h (b, n, c, o, 0); 
    2x2T_h (e, i, h, l, 0); 
    2x2T_h (f, j, g, k, 0); 
} 
 




Quantization is one of the key stages in terms of compressing the image.  The QP can be varied 
over the three orthogonal representations of the image.  Each color plane may have the same QP, 
the luma and chroma channels may have separate QP, or each channel may have an individual 
QP.  In the spatial domain every tile may have the same QP, each tile may have a unique QP, or 
there can be 16 different QP for macroblocks within a tile.  In the frequency domain each band 
may use the same QP, the LP and HP can use separate QP from the DC band, the DC and LP can 
use separate QP from the HP band, or each band can use differing QP.  The QP are used to map 
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harmonic quant values which are applied to divide down the image coefficients reducing their bit 
sizes.  In lossless encoding a quant value of one is used. 
 
If lossless compression is required then quantization may be left out of the design all together.  
However for this design a set of registers are implemented to track the QP values and settings, 
and parallel dividers are used for each color channel. 
 
2.6 Adaptive Coefficient Prediction 
 
The coefficient prediction stage is designed to remove inter-block redundancy in the quantized 
transform coefficients while minimizing the storage requirements.  The prediction scheme 
however is only used when the inter-block correlation has a strong and dominant orientation 
[15].  DC and LP prediction occurs across macroblock boundaries, but HP prediction happens 
within a macroblock.  Prediction uses adjacent pixel coefficients with the same QP to determine 
if there is a dominant prediction direction that determines which if any coefficients should be 
updated.  The DC band uses its top, left, and top left DC neighbors as illustrated in Figure 2.11, 
where D represents the top-left coefficient (diagonal), T is the top, L is left, and X is the 


















Figure 2.11. DC Prediction Layout [15] 
 
The LP band determines its prediction direction based off of the DC prediction direction.  And 
the HP band uses the LP coefficients to determine its prediction direction.  Predicted values are 
derived from the same band coefficients that are adjacent row above or column to the left of the 
current macroblock or block in the HP band’s case. Eventually the predicted values are added to 
the current macroblock coefficients based on the direction predictor.  The LP coefficients either 
use three coefficients from the top row of a macroblock or three coefficients from the leftmost 
column as highlighted in Figure 2.12.   
 
 
Figure 2.12. LP Coefficient Prediction [15] 
 
The HP predicted values used are similar to the LP prediction scheme in the top row or left 
column is used to predict.  A visual depiction of left prediction can be found in Figure 2.13, but 





Figure 2.13. HP Left Prediction Scheme [14,15] 
 
Because the HP direction is based off of the LP coefficient and the LP direction is determined by 
the DC direction there are dependencies between the three bands so they must occur in a specific 
order.  This design predicts for one block at a time so each DC and six of the LP coefficient 
values must be stored for prediction of future blocks as data flows through the pipeline.  Since 
HP prediction does not cross macroblock boundaries 36 coefficients need to be stored but can be 
dumped at the next macroblock.  




Scanning is the process of converting the 2-D matrix of coefficients into a 1-D array so that it 
may be encoded.  The DC coefficients are ordered in raster scan order while the LP and HP 
coefficients must be ordered in some manner.  In JPEG traditionally known as zigzag scanning, 
HD Photo uses two different scan orders depending on the prediction direction and a statistical 
average can modify those orders.  The initial orders are displayed in Figure 2.14. 
 
 
Figure 2.14. Initial Scan Patterns (a) LP and HP Horizontal (b) HP Vertical [15] 
 
As values are scanned a tally of the non-zero coefficients are kept in order to predict future 
clusters of zero coefficients.  By adjusting the scan order to a more favorable bit stream the 
overall number of bits in the compressed image can be decreased by an average of 3%.  The scan 
order can be determined independent from neighboring macroblocks and therefore directly 
pipelined with the prediction stage as blocks of coefficients become available.  An example of an 
adjustment to the scan order is illustrated in Figure 2.15.  Figure 2.15a shows that box 5 has 
more non-zero coefficients than box 8, so in Figure 2.15b the two boxes are switched in the 





Figure 2.15. Example of Adaptive Coefficient Scanning [15] 
 
2.8 Adaptive Entropy Encoding 
 
The HD Photo compression algorithm uses a 3½D - 2½D coding approach that in contrast to 2D 
or 3D coding tracks the number of zeros trailing a non-zero coefficient in the bit stream.  The 
first non-zero coefficient must signal both the run of zeros preceding and trailing in the bit 
stream for this encoding to work.  An example stream with five symbols is found in Figure 2.16. 
 
 
Figure 2.16. Example 3½D - 2½D Coded Stream [15] 
 
For all of the symbols the trailing run can be zero, non-zero, or the last coefficient and the level 
can be one or greater.  Therefore to encode the basic 2 ½D symbol the language is limited to a 
code of six.  Because the 3 ½D symbol also has to indicate if there is a first run of zeros the 
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language required to encode these symbols is twice as large meaning a code of 12.   The 
coefficient levels and signs are encoded according to their frequency band and use the VLC 
tables to translate the resulting bitstream.  There are seven adaptable predefined VLC tables used 
to translate the bitstream as shown in Figure 2.17.   
 
 
Figure 2.17. VLC Coding Tables used by HD Photo [13,14,15] 
 
Each table is designed for a closed language with a different number of symbols per table.  Some 
tables describe more than one translation code per language. A set of weighted estimations are 
monitored so the encoding algorithms can switch to a more desirable code within a table at run 
time.  The use of small predefined VLC tables helps maintain a small memory footprint and the 
estimation algorithm is computationally light.  Since encoding is macroblock independent 




2.9 Adaptive Coefficient Normalization 
 
In order to produce better suited coefficients for the 3½D - 2½D encoding procedure only the 12 
MSB of each LP coefficient and eight MSB for the HP coefficients are used to determine the 
level. The four LSB of the LP and eight LSB of the HP are left unaltered and grouped into what 
are referred to as flexbits including a sign indication.  The nature of the LP and HP bands makes 
this data of limited importance and may be discarded in lossy compression if so desired.  A 
simple picture of how this process takes place is captured in Figure 2.18 
 
 






3.1 Lapped Biorthogonal Transform 
 
3.1.1 General Transform Information 
 





rounding correction.  Luckily all of these non-trivial operations can be reduced to a simpler set of 
additions and shifting without the use of a multiplier or divider.  This can be done by dividing 
the calculation into smaller pieces and then pipelining the results together. First to obtain a 
multiply by three, feed an adder the same number on both input ports, with one input left shifted 
by one bit.  The left shift has the same effect as a multiply of two without the added LUTs or 
dedicated DSP blocks inside the FPGA. The rounding correction is usually half the value of the 
denominator, and is added on so that when division occurs the result is not always rounded 
down.  Lastly and most importantly since all the divisions are 2n, they can be achieved through a 
right shift.  There is only some small Boolean check to make sure the sign of the value remains 
intact.  Because this solution is implemented on a FPGA that uses LUTs instead of normal gates 
it tends to be more efficient to use the default macros included in the Quartus II MegaWizard for 




3.1.2 Photo Core Transform 
 
3.1.2.1 2x2 Hadamard Transform 
 
The implementation of the Hadamard transform can be seen in Figure 3.1 and contains only 
trivial operations of which are divided into six pipelined stages.  In total there are eight instances 
of addition / subtraction. 
 
 
Figure 3.1. Structural Overview of 2x2 Hadamard Transform 
 




The implementation of the Odd transform can be seen in Figure 3.2 and contains only trivial 
operations of which are divided into 16 pipelined stages.  In total there are 24 instances of 
addition / subtraction. 
 
 
Figure 3.2. Structural Overview of 2x2 Odd Transform 
 
3.1.2.3 2x2 Odd-Odd Transform 
 
The implementation of the Odd-Odd transform can be seen in Figure 3.3 and contains only trivial 
operations of which are divided into 18 pipelined stages.  In total there are 19 instances of 
addition / subtraction. 
 
 
Figure 3.3. Structural Overview of 2x2 Odd-Odd Transform 
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3.1.2.4 4x4 Photo Core Transform 
 
The implementation of the PCT transform can be seen in Figure 3.4 and contains only trivial 
operations of which are divided into 24 pipelined stages.  In total there are 107 instances of 
addition / subtraction. In order to produce results concurrently extra registers needed to be added 



























































3.1.3 Photo Overlap Transform 
 
3.1.3.1 2-Point Rotation 
 
The implementation of the rotation transform can be seen in Figure 3.5 and contains only trivial 
operations of which are divided into 12 pipelined stages.  In total there are nine instances of 
addition / subtraction. 
 
 
Figure 3.5. Structural Overview of 2-Point Rotation 
 
3.1.3.2 2-Point Scaling 
 
The implementation of the scaling transform can be seen in Figure 3.6 and contains only trivial 
operations of which are divided into 19 pipelined stages.  In total there are 14 instances of 
addition / subtraction. 
 
 
Figure 3.6. Structural Overview of 2-Point Scaling 
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3.1.3.3 4-Point Overlap Transform 
 
The implementation of the 4-point POT transform can be seen in Figure 3.7 and contains only 
trivial operations of which are divided into 31 pipelined stages and 17 buffer registers at the 







































































































































































































Figure 3.7. Structural Overview of 4-Point POT 
 
3.1.3.4 4x4 Photo Overlap Transform 
 
The implementation of the 4x4 POT can be seen in Figure 3.8 and contains only trivial 
operations of which are divided into 49 pipelined stages.  In total there are 135 instances of 
addition / subtraction.  The design is grouped into four stages in which buffers needed to be 










































































Figure 3.8. Structural Overview of 4x4 POT 
 
3.1.4 16x16 Lapped Biorthogonal Transform 
 
The implementation of the LBT can be seen in Figure 3.9 and contains only trivial operations of 
which are divided into 111 pipelined stages.  In total there are 640 instances of addition / 
subtraction.  In order to fully exploit the parallelism that exists within the design two 4-point 
POT are used in parallel with one 4x4 POT and a pass through buffer for the corner coefficients. 
In order to start producing complete blocks of coefficients at a time without buffering 
macroblock data until the next row start processing each set of POT coefficients are calculated in 
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a single pass though it were a 5x5 block. The data that pertains to other blocks will be 
recalculated later when it is the turn for that block to undergo the POT. The results from the first 
stage POT transforms are input into 16 orthogonal 16-bit 6,608 column by 4 row RAM structures 
one for each position in the macroblock so data can be entered and retrieved in parallel while 
making sure that all calculated data is preserved until it is no longer needed. Once enough of the 
POT values have been calculated the first stage PCT is signaled it can start. As data comes out of 
the PCT transform there are 15 HP coefficients per block generated that are stored into 15 
orthogonal 16-bit 6,608 column by 4 row RAM structures and wait for the DC and LP values to 
finish being calculated.  The DC/LP coefficients are fed into a separate set of 16-bit 413 column 
by 4 row RAM structures that are used to supply the second stage POT with data.  Following a 
similar process at a different granularity level the second stage POT and PCT produce the DC 
and LP coefficients which are then realigned with their corresponding block of HP coefficients 










The quantization stage is fairly straightforward and is composed of two components, a 4x4 
quantizer and a quant map. Together the two components store the quantization settings 
including all of the different QP associated with the setting and a ten clock divider to apply the 
quant values.  
 
3.2.1 Quant Map 
 
The quant map takes in the user specified QP and stores them according to the quantization 
settings selected by the user.  As requests for specific blocks come in the QP are sent out to the 





Figure 3.10. Structural Overview of Quant Map 
 
3.2.2 4x4 Quantizer 
 
The 4x4 quantizer is signaled by the LBT that the data stream is ready, at which point the control 
logic starts to iterate over the block data, requesting specific QP. When the QP are retrieved from 
the map they are converted into their quant values and then applied using a 10 clock cycle 




Figure 3.11. Structural Overview of 4x4 Quantizer 
 
3.3 Adaptive Coefficient Prediction 
 
An overview of how the adaptive prediction stage was designed can be found in Figure 3.12.  
The macroblock flows in block by block in raster scan order.  The zeroth block contains the DC 
values so they are used along with the stored DC top-left, top, and left neighbors to determine the 
DC and LP predict direction. Knowing the DC direction its value can immediately be predicted 
and wait until it is needed at the output.  The LP prediction direction might be left so the LP 
coefficients along the top and left must be buffered until twelfth block, final left block, is taken 
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in.  At this point the LP Direction can dictate how to predict the LP values and the HP predict 
direction can be calculated. The HP values must be buffered up until the fifteenth and final block 
arrives at which point the HP values can be predicted.  At the output some control logic realigns 






















































3.4 Adaptive Coefficient Scanning 
 
The general design of the coefficient scanning algorithm is described in Figure 3.13.  Each block 
has a set of HP coefficients that need to be ordered and either a DC or LP coefficient. The DC 
coefficient just gets moved through while the LP coefficients are buffered until all 15 from the 
macroblock have arrived, at which point they can ordered as well.  Because the HP coefficients 
have two valid scan orders an extra input signal is taken in from the prediction module to select 
between them.  After scanning each set of LP and HP coefficients a counter is updated that is 









3.5 Adaptive Entropy Encoding 
 
Because each frequency band has its own encoding requirements three separate modules were 
created instead of one.  The first module handles the DC coefficients because these coefficients 
arrive once a macroblock and contain the most relevant data they tend to require the most bits to 
encode per pixel.  The second module is a run-length encoder that develops symbols based on 
the 3 ½D–2 ½D encoding scheme.  The encoder expects one pixel at a time, so it is directly 
suitable for the LP coefficients but the HP coefficients must be buffered and fed in 16 separate 
run-length encoders that will then output them in code order. 
  
3.5.1 DC Encoder 
 
The DC encoder can viewed in Figure 3.14.  At the beginning of every macroblock cycle the DC 
coefficient data is pushed into the module.  The absolute value of the coefficients is taken and the 
original sign is registered.  The level is encoded along with an indication by the DC_YUV code 
which of the color channels contains information.  The code is assembled and a count is 





Figure 3.14. Structural Overview of DC Encoder 
 
3.5.2 LP Encoder 
 
The LP encoder is very similar to the DC encoder in Figure 3.14, but it has to perform 2 ½D 3 
½D run-length encoding.  The run-length encoder used for the LP coefficients is represented in 
Figure 3.15.  In an effort to make the codes more uniform and therefore more efficient to encode 
the 4 LSB of each coefficient are normalized and treated as flexbits.  The flexbits are encoded 
separately and in lossy compression may be discarded.  An LP coefficient should arrive every 
block of the sequence except for the zeroth that contains the DC coefficient.  Also in the LP 
encoder the adaptive VLC tables must be managed from the control logic blocks so that when the 
image is decoded it will switch tables in the same sequence.  At the front of each set of LP 
encoded coefficients a coded block pattern (CBP) similar to the DC YUV code is attached in 


















































Figure 3.15. Structural Overview of Run-Length Encoder with Flexbit Support 
 
3.5.3 HP Encoder 
 
The HD encoder in Figure 3.16 uses 16 of the same style run-length encoders that the LP 
encoder uses in Figure 3.15.  There needs to be 16 of them because as each block arrives 15 HP 
coefficients need to be encoded.  There is no elegant way to maintain a pipelined structure at 
high clock frequencies without reducing the flow to one HP coefficient per clock cycle.  Data 
tends to be even sparser in the HP coefficient band than the LP band because eight LSB are 
normalized leaving very few non-zero levels.  With this known fact the CBP is calculated at the 
top of the macroblock and in 2x2 blocks as well.  The blocks are therefore encoded in their 2x2 
groupings instead of straight raster scan order.  To account for this fact the shift registers feeding 











4.1 Verilog Testbench 
 
The top level Verilog testbench groups all of the design’s modules together and allows data to go 
from end-to-end, BMP file to compressed bitstream. A broad diagram of how data proceeds 
through the testbench is in Figure 4.1.  First the original BMP image file is run through a Perl 
script that converts the file into a stream of hexadecimal number strings and stores them in order 
to a file.  The image setup module is hard-coded with the HEX file name and is stored into 
simulation memory.  From here the decode module takes the BGR bottom to top data from 
memory and reorganizes it RGB top to bottom and then converts the coefficients into the 
YUV444 pixel format.  Each color channel is then loaded into macroblock storage so as to hold 
the entire image in a buffer before processing.  After the macroblock storage modules are 
finished loading they signal to the encoder, specifically the LBT to start.  Each color channel has 
their own LBT transform to pass through and eventually separate quantizers as well. Because 
each LBT and quantizer act in lock step with one another only one of each needs to handle the 
non-data output signals.  Because all of the color channels are required for prediction all of the 
predictable coefficients are sent to the predictor while the rest are buffered in a pipeline structure 
and are realigned at each color channels scanner.  Finally after scanning the data it is sent by 









4.2 Software Models 
 
To verify the design’s functionality and the overall encoding algorithms validity Adobe’s 
Photoshop CS 3 was used along with Microsoft’s HD Photo plug-in.  The sample images used 
for testing with Photoshop were converted into JPEG’s and HDP’s and can be found in 





5.1 Layout Analysis 
 
FPGA’s have a fixed number of resources, for this case the Stratix III has a total of 270,400 
combinational LUTs (registers), 135,200 Memory LUTs (Adaptive Logic Modules, ALMs), 
16,662,528 block memory bits, 576 DSP block elements, and 1,120 I/O pins [1].  The 
synthesized components results are displayed in Table 5.1, and it is of interest to note that as the 
design stands it would overrun the maximum memory bits.  This is of no major concern because 
any device using this FPGA would be on a board that memory could be added onto to alleviate 
this issue. 
 
Table 5.1. Layout Results of Design Modules 





LBT (1x) 20,444 77,143 7,295,232 
Coefficient Prediction 6,835 11,895 79,296 
Coefficient Scanning 40,699 6,567 0 
Top Level HDP Encoder 108,866 249,891 21,964,992 
 




Due to the nature of a pipelined design the maximum clock frequency is limited by the slowest 
module. In this case the maximum clock frequencies are found in Table 5.2, and the slowest one 
belongs to the adaptive coefficient scanning module.  Also since each module was synthesized 
individually it takes on some slower transmission speeds at the I/O buffers that would be 
removed from the top level design. Another key difference between an ASIC and a FPGA 
designs is that the logic elements have a fixed path as opposed to an open layout.  As such it is 
more important for the FPGA fitter to optimize the location and or duplicate information in the 
design in order to maintain the highest clock frequencies. 
 
Table 5.2. Performance Analysis of Design Modules 
 
Module Max Clock Frequency 
[MHz] 
LBT (1x) 115.34 
Coefficient Prediction 122.61 
Coefficient Scanning 95.5 
Top Level HDP Encoder 95.5 
 
Since the pipeline is rigid the timeout for one image is purely a function of its size regardless of 
the other set parameters.  The sample images that were run through the encoder and the results 




Table 5.3. Sample Image Completion Times 







If this chip were brought to production a more thorough timing analysis could be done and get a 
more accurate picture of what the real timing would be, but as Figure 5.1 shows, the compression 
time is a linear function of the total number of pixels to be encoded. 
 
 
Figure 5.1. Chart of Compression Time vs. Amount of Pixels  in the Image 
 




Without any valid switching information the power estimates are mostly just for speculative 
purposes.  The Stratix III family has built in power optimization functionality that can be 
included if necessary to achieve even more efficient power management that tends to be 
necessary for some embedded devices. An overall look at the performance of the three 
synthesized modules can be found in Table 5.4.   
 
Table 5.4. Power Analysis of Design Modules 
















LBT (1x) 42.61 0 1339.00 1381.62 
Coefficient Prediction 60.98 179.35 1448.94 1689.27 
Coefficient Scanning 47.68 424.27 1452.85 1924.81 
 
5.4 Compression Analysis 
 
The image compression techniques of JPEG and HD Photo are fundamentally different and they 
create images of different sizes and quality.  The baseline JPEG using a maximum quality factor 
of 12 in Photoshop will generally produce images with a higher mean square error than HD 
Photo using one tile, the POT for only the first stage of the LBT, and 15 as the quantization 
parameter across all frequencies, color channels, and macroblocks.  So with that in mind, images 
were generated from a source file and compressed into HDP and JPEG files.  The data from 
these comparisons is in Table 5.5, and a visual comparison between the three states is depicted in 




Table 5.5. File Size Comparison Results 
 
Image Original File Size 
[kB] 
JPEG File Size 
[kB] 
HDP File Size 
[kB] 
thumbnail 8 19 25 
tree 193 118 76 
lenna 769 340 203 
shea 3841 1042 686 
 
Noteworthy is the fact that the thumbnail image is small enough that compressing it actually 
increased its size. There is more signaling overhead in the compression algorithms than there is 
actual pixel data to store.  In this case the HDP file has even more overhead than the JPEG, but 
once there are more pixels to encode HDP holds the size advantage. 
 
 




6 Conclusion and Future Work 
 
6.1 Project Benefits 
 
This thesis provides a key stepping stone proving that HD Photo is capable of delivering a viable 
commercial solution for embedded photo compression applications.  As the pixels per image 
ratio increases there is a definite need to achieve higher compression ratios while maintaining the 
quality integrity of the sample.  Faster transmission speeds and more efficient disk storage will 
always be important for digital photography, and although there is still more work to be done to 
achieve a full end-to-end compressed file hopefully this thesis can inspire some digital camera 
and MFP designers to consider migrating from their current JPEG solutions over to JPEG XR if 
and when it becomes finalized as an ISO standard. 
 
6.2 Problems Encountered 
 
Since HD Photo is currently under review and not finalized by the JPEG committee to become 
the JPEG XR standard there have been several updates and modifications to the protocol and file 
format through development.  These changes may be minor or in some cases insignificant, but 
they take their toll on development rework and consume valuable man hours. In other cases they 
cause partial redesigns that have a major impact on the project timeline and usually cause a 




Part of what makes the LBT so effective is its ability to reduce ringing and blocking artifacts 
through the use of the POT, but it comes at a price. Wherein a normal JPEG DCT uses an 8x8 
block of coefficients that are transformed and passed downstream, the POT in the second stage 
requires four separate but adjacent macroblocks to be stored and buffered before they can go 
through the second stage PCT.  In order to maintain a flowing pipeline there needs to be enough 
memory to buffer four rows of macroblocks and at maximum pixel load that is approximately 21 
Mb which is more than the maximum on-chip RAM available.  Assuming the chip is used on 
some board, the simple solution would be to store the data from the coefficients off of the FPGA 
and in RAM that is onboard through some high speed serial protocol.  This way data can be 
transferred in and out of the LBT without the restrictions of on-chip memory.   
 
Generally application specific hardware holds a speed advantage over software solutions because 
it can be designed to best exploit different levels of parallelism within a design and do so in some 
pipelined fashion that can maintain a high throughput even with a slower clock frequency.  The 
HD Photo protocol is not always hardware friendly because it takes advantage of sequential 
programming in some cases that are difficult to parallelize and/or pipeline.  Specifically at the 
encoder stage maintaining the adaptive VLC tables could require processing chroma channels in 
sequence instead of parallel and macroblocks of coefficients to be encoded individually instead 
of in blocks. 
 
When verifying a design it is important to cover as many possible input cases to ensure there are 
no holes. This can be done with brute force by actually testing every possible input scenario, but 
in many cases that is unreasonable.  Testing on the error bounds is usually a good way of 
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verifying that a design covers all possible outcomes without having to try every valid input.  
There are so many cases down the pipeline of the design it is extremely difficult to create enough 
different images that can test them all.  At some point module testing and a wide variety of 
images at the top level should provide enough confidence to continue with a design. 
 
When verifying the simulations the Vsim tool provided with Quartus acts contrary to how one 
would presume it should in some instances.  For example when indexing into an array the logic 
2’b00 – 2’b01 = 2’b11 which should logically go to index three but instead is treated as negative 
one and out of bounds.  Theoretically the FPGA would not act like this, but it is hard to develop 
with two sets of code, so extra logic was added to prevent this type of problem where necessary.  
 
6.3 Possible Enhancements 
 
This design was created as a bridge from the current software solution to start exploring the use 
of HD Photo encoding in embedded applications. As such the design presumes that the starting 
image is already buffered in memory which is impractical for an embedded design since image 
data usually comes from some form of sensor technology, and is received line by line not 
macroblock by macroblock in raster scan order. A redesign to pipeline the entire width of an 
image instead of macroblock by macroblock would be the first step towards producing a 
commercial HD photo embedded solution. 
 
Another avenue to explore is the migration over to an ASIC for a more custom solution that 
should be able to provide higher clock frequencies and a less rigid layout that can take advantage 
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of spatial locality on the die to reduce the necessary setup and hold times in the design.  An 
ASIC also can have almost limitless on-chip memory that could help reduce storing and fetching 
time that would be inevitable in a FPGA solution. 
 
Codecs not only describe a compression algorithm but a decompression algorithm as well.  
Accompanying any embedded HD Photo solution would be the need for the HD Photo 
decompression algorithm as well.  Since the LBT is reversible it may be possible to achieve both 
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193 kb, 256 x 256 pixels 









769 kb, 512 x 512 pixels 








3841 kb, 1280 x 1024 pixels 
Image Source: http://newyork.mets.mlb.com/nym/fan_forum/wallpaper.jsp 
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// File: lbt_16x16.v 
//  
// Description: Takes a macroblock of data in block by block and performs  
//              2-stage LBT on coefficients 
// 
// Created: 03/05/2008 
//  




module lbt_16x16 ( 
  // inputs 
  input wire clk,                      // input clock 
  input wire reset,                    // synchronous reset 
  input wire start_lbt,                // start signal 
  input wire [9:0]mblock_height,       // tile height in macroblocks 
  input wire [8:0]mblock_width,        // tile width in macroblocks 
  input wire [255:0]data_in,           // data coming in from an image buffer 
  input wire send_data,                // data send active 
  input wire [3:0]send_block,          // block for quantizer 
  input wire [1:0]send_mblock_row,     // macroblock row for quantizer 
  input wire [8:0]send_mblock_column,  // macroblock column for quantizer 
 
  // outputs 
  output reg get_data,                 // data fetch active 
  output reg [4:0]get_block,           // fetch block for POT 
  output reg [17:0]get_mblock,         // fetch macroblock for POT 
  output reg finish_lbt,               // lbt has finished 




// signal declarations 
 
// Image variables 
reg  [17:0] num_mblocks;               // number of macroblocks 
reg  [17:0] last_overlap_mblock;       // For POT2 last macroblock 
reg  [8:0] mb_width;                   // tile width in macroblocks 
reg  [8:0] mb_width_minus_1;           // macroblock width - 1 
reg  [8:0] mb_width_plus_1;            // macroblock width + 1 
reg  [17:0] mb_bottom_left;            // macroblock in bottom left corner 
reg  [17:0] mb_overlap_bottom_left;    // bottom left macroblock for POT2 
 
// Counters 
reg  [31:0] pot_count; 
reg  [31:0] pct_count; 
reg  [31:0] pct_block_count; 
reg  [31:0] pot2_count; 
reg  [31:0] pot2_block_count; 
reg  [17:0] pot2_overlap_count; 
reg  [17:0] pot2_overlap_count_r1; 
reg  [17:0] pot2_overlap_count_r2; 
reg  [31:0] pct2_count; 
reg  [31:0] pct2_block_count; 
 
// Active signals 
reg  pot_on; 
reg  pct_on; 
reg  pot2_on; 
reg  pct2_on; 
 
// Stall signals 
reg  pct_stall; 
reg  pot2_stall; 
reg  pct2_stall; 
 
// Get block and buffers 
reg [4:0] get_pot_b; 
reg [3:0] get_pct_b; 
reg [3:0] get_pct2_b; 
 
// Get macroblock indicies 
reg [17:0] get_pot_mb; 
reg [17:0] get_pct_mb; 
 
reg  [8:0] pct_mb_get_column; 
reg  [1:0] pct_mb_get_row; 
reg  [1:0] pct_mb_get_row_r1; 
reg  [1:0] pct_mb_get_row_r2; 
 
reg  [8:0] pot2_overlap_get_column; 
reg  [8:0] pot2_overlap_get_column_r1; 
reg  [8:0] pot2_overlap_get_column_r2; 
reg  [1:0] pot2_overlap_get_row; 
reg  [1:0] pot2_overlap_get_row_r1; 
reg  [1:0] pot2_overlap_get_row_r2; 
reg  [8:0] pct2_mb_get_column; 
reg  [8:0] pct2_mb_get_column_r1; 
reg  [8:0] pct2_mb_get_column_r2; 
reg  [1:0] pct2_mb_get_row;  
reg  [1:0] pct2_mb_get_row_r1; 
reg  [1:0] pct2_mb_get_row_r2; 
 
// Registers that feed transforms 
reg [15:0] data_in_pct [0:15]; 
reg [15:0] data_in_pot2 [0:15]; 
reg [15:0] data_in_pct2 [0:15]; 
 
// Buffer for corner data that is unaltered during overlap transforms 
wire [15:0] pot_pass_through_buffer [0:3][0:48]; 
wire [15:0] pot2_pass_through_buffer [0:3][0:48]; 
 
// Tracks block position so data from transform can be stored properly 
wire [0:49] pot_block_info_buffer; 
wire [0:26] pct_block_info_buffer; 
wire [0:49] pot2_block_info_buffer; 
wire [0:26] pct2_block_info_buffer; 
 








// Registers data coming out of transforms 
wire [15:0] data_out_pot [0:23]; 
wire [15:0] data_out_pct [0:15]; 
wire [15:0] data_out_pot2 [0:23]; 
wire [15:0] data_out_pct2 [0:15]; 
 
// Data valid signals 
reg  data_out_pot_valid; 
reg  data_out_pct_valid; 
reg  data_out_pot2_valid; 
reg  data_out_pct2_valid; 
 
// Set block 
reg  [4:0] set_pot_b; 
reg  [3:0] set_pct_b; 
 
// Set macroblock 
reg  [17:0] set_pot_mb; 
reg  [17:0] set_pct_mb; 
reg  [17:0] set_pot2_mb; 
reg  [17:0] set_pct2_mb; 
 
// Set macroblock row & column 
reg  [8:0] pot_mb_set_column; 
reg  [1:0] pot_mb_set_row; 
reg  [8:0] pct_mb_set_column; 
reg  [1:0] pct_mb_set_row; 
reg  [8:0] pot2_overlap_set_column; 
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reg  [1:0] pot2_overlap_set_row; 
reg  [8:0] pct2_set_column; 
reg  [1:0] pct2_set_row; 
 
// Set block row & column 
reg  [2:0] pot_b_set_row; 
reg  [2:0] pot_b_set_column; 
 
// RAM interfaces 
reg [15:0] pot_data_out [0:1][0:15][0:15]; 
  
reg  [12:0] pct_hp_rd_addr [0:3]; 
reg  [12:0] pct_hp_wr_addr [0:3]; 
reg  [15:0] pct_hp_data_in [1:15]; 
reg  [0:3] pct_hp_wren; 
wire [15:0] pct_hp_data_out [0:3][1:15]; 
 
reg  [8:0] pct_dclp_rd_addr [0:3][0:3]; 
reg  [8:0] pct_dclp_wr_addr [0:3][0:15]; 
reg  [15:0] pct_dclp_data_in [0:15]; 
reg  [15:0] pct_dclp_wren [0:3]; 
wire [15:0] pct_dclp_data_out [0:3][0:15]; 
 
reg  [8:0] pot2_dclp_rd_addr [0:3]; 
reg  [8:0] pot2_dclp_wr_addr [0:3][0:3]; 
reg  [15:0] pot2_dclp_data_in [0:15]; 
reg  [3:0] pot2_dclp_wren [0:3]; 
wire [15:0] pot2_dclp_data_out [0:3][0:15]; 
 
reg  [8:0] pct2_dclp_rd_addr [0:3][0:15]; 
reg  [8:0] pct2_dclp_wr_addr [0:3]; 
reg  [15:0] pct2_dclp_data_in [0:15]; 
reg  [0:3] pct2_dclp_wren; 
wire [15:0] pct2_dclp_data_out [0:3][0:15]; 
 
// signal buffers 
reg  send_data_r1; 
reg  send_data_r2; 
 
reg  [3:0] send_block_r1; 
reg  [3:0] send_block_r2; 
 
reg  [1:0] send_mblock_row_r1; 





parameter [5:0] POT_DELAY = 6'd48;   // depth of the POT and POT2 
pipeline 







  get_data <= pot_on; 
  get_block <= get_pot_b; 






//--- instantiate transforms ---// 
 
// First stage 4 x 4 POT transform 
pot_4x4 UUT_pot_4x4( 
  .clk(clk), 
  .reset(reset), 
  .a_in(data_in[15:0]), 
  .b_in(data_in[31:16]), 
  .c_in(data_in[47:32]), 
  .d_in(data_in[63:48]), 
  .e_in(data_in[79:64]), 
  .f_in(data_in[95:80]), 
  .g_in(data_in[111:96]), 
  .h_in(data_in[127:112]), 
  .i_in(data_in[143:128]), 
  .j_in(data_in[159:144]), 
  .k_in(data_in[175:160]), 
  .l_in(data_in[191:176]), 
  .m_in(data_in[207:192]), 
  .n_in(data_in[223:208]), 
  .o_in(data_in[239:224]), 
  .p_in(data_in[255:240]), 
  .a_out(data_out_pot[0]), 
  .b_out(data_out_pot[1]), 
  .c_out(data_out_pot[2]), 
  .d_out(data_out_pot[3]), 
  .e_out(data_out_pot[4]), 
  .f_out(data_out_pot[5]), 
  .g_out(data_out_pot[6]), 
  .h_out(data_out_pot[7]), 
  .i_out(data_out_pot[8]), 
  .j_out(data_out_pot[9]), 
  .k_out(data_out_pot[10]), 
  .l_out(data_out_pot[11]), 
  .m_out(data_out_pot[12]), 
  .n_out(data_out_pot[13]), 
  .o_out(data_out_pot[14]), 
  .p_out(data_out_pot[15]) 
); 
 
// First stage 4 pt POT transform part 1 
pot_4pt UUT_pot_4pt_1( 
  .clk(clk), 
  .reset(reset), 
  .a_in(data_in[15:0]), 
  .b_in(data_in[31:16]), 
  .c_in(data_in[47:32]), 
  .d_in(data_in[63:48]), 
  .a_out(data_out_pot[16]), 
  .b_out(data_out_pot[17]), 
  .c_out(data_out_pot[18]), 
  .d_out(data_out_pot[19]) 
); 
 
// First stage 4 pt POT transform part 2 
pot_4pt UUT_pot_4pt_2( 
  .clk(clk), 
  .reset(reset), 
  .a_in(data_in[79:64]), 
  .b_in(data_in[95:80]), 
  .c_in(data_in[111:96]), 
  .d_in(data_in[127:112]), 
  .a_out(data_out_pot[20]), 
  .b_out(data_out_pot[21]), 
  .c_out(data_out_pot[22]), 




  genvar j; 
   
  for ( j = 0; j <= POT_DELAY; j = j + 1 ) begin : POT_PASS_THROUGH 
 
    if( j == 0 ) begin 
      register_16_bit pot_pass_through_buffer_in_a( 
        .clk(clk), 
        .reset(reset), 
        .d_in(data_in[15:0]), 
        .q_out(pot_pass_through_buffer[0][j]) 
      ); 
      register_16_bit pot_pass_through_buffer_in_b( 
        .clk(clk), 
        .reset(reset), 
        .d_in(data_in[31:16]), 
        .q_out(pot_pass_through_buffer[1][j]) 
      ); 
      register_16_bit pot_pass_through_buffer_in_c( 
        .clk(clk), 
        .reset(reset), 
        .d_in(data_in[47:32]), 
        .q_out(pot_pass_through_buffer[2][j]) 
      ); 
      register_16_bit pot_pass_through_buffer_in_d( 
        .clk(clk), 
        .reset(reset), 
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        .d_in(data_in[63:48]), 
        .q_out(pot_pass_through_buffer[3][j]) 
      ); 
    end else begin 
      register_16_bit pot_pass_through_buffer_pipeline_a( 
        .clk(clk), 
        .reset(reset), 
        .d_in(pot_pass_through_buffer[0][j-1]), 
        .q_out(pot_pass_through_buffer[0][j]) 
      ); 
      register_16_bit pot_pass_through_buffer_pipeline_b( 
        .clk(clk), 
        .reset(reset), 
        .d_in(pot_pass_through_buffer[1][j-1]), 
        .q_out(pot_pass_through_buffer[1][j]) 
      ); 
      register_16_bit pot_pass_through_buffer_pipeline_c( 
        .clk(clk), 
        .reset(reset), 
        .d_in(pot_pass_through_buffer[2][j-1]), 
        .q_out(pot_pass_through_buffer[2][j]) 
      ); 
      register_16_bit pot_pass_through_buffer_pipeline_d( 
        .clk(clk), 
        .reset(reset), 
        .d_in(pot_pass_through_buffer[3][j-1]), 
        .q_out(pot_pass_through_buffer[3][j]) 
      ); 
    end 
  end 
endgenerate 
 
// First stage 4 x 4 PCT transform 
pct_4x4 UUT_pct_4x4( 
  .clk(clk), 
  .reset(reset), 
  .a_in(data_in_pct[0]), 
  .b_in(data_in_pct[1]), 
  .c_in(data_in_pct[2]), 
  .d_in(data_in_pct[3]), 
  .e_in(data_in_pct[4]), 
  .f_in(data_in_pct[5]), 
  .g_in(data_in_pct[6]), 
  .h_in(data_in_pct[7]), 
  .i_in(data_in_pct[8]), 
  .j_in(data_in_pct[9]), 
  .k_in(data_in_pct[10]), 
  .l_in(data_in_pct[11]), 
  .m_in(data_in_pct[12]), 
  .n_in(data_in_pct[13]), 
  .o_in(data_in_pct[14]), 
  .p_in(data_in_pct[15]), 
  .a_out(data_out_pct[0]), 
  .b_out(data_out_pct[1]), 
  .c_out(data_out_pct[2]), 
  .d_out(data_out_pct[3]), 
  .e_out(data_out_pct[4]), 
  .f_out(data_out_pct[5]), 
  .g_out(data_out_pct[6]), 
  .h_out(data_out_pct[7]), 
  .i_out(data_out_pct[8]), 
  .j_out(data_out_pct[9]), 
  .k_out(data_out_pct[10]), 
  .l_out(data_out_pct[11]), 
  .m_out(data_out_pct[12]), 
  .n_out(data_out_pct[13]), 
  .o_out(data_out_pct[14]), 




  genvar k; 
   
  for ( k = 0; k < 16; k = k + 1 ) begin : PCT_RAM 
 
    if( k == 0 | k == 1 | k == 4 | k == 5  ) begin 
      lbt_stage2_2port_ram UUT_pct_dclp_ram_0( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[0][0]), 
        .wraddress(pct_dclp_wr_addr[0][k]), 
        .wren(pct_dclp_wren[0][k]), 
        .q(pct_dclp_data_out[0][k]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pct_dclp_ram_1( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[1][0]), 
        .wraddress(pct_dclp_wr_addr[1][k]), 
        .wren(pct_dclp_wren[1][k]), 
        .q(pct_dclp_data_out[1][k]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pct_dclp_ram_2( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[2][0]), 
        .wraddress(pct_dclp_wr_addr[2][k]), 
        .wren(pct_dclp_wren[2][k]), 
        .q(pct_dclp_data_out[2][k]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pct_dclp_ram_3( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[3][0]), 
        .wraddress(pct_dclp_wr_addr[3][k]), 
        .wren(pct_dclp_wren[3][k]), 
        .q(pct_dclp_data_out[3][k]) 
      ); 
    end else if( k == 2 | k == 3 | k == 6 | k == 7  ) begin 
      lbt_stage2_2port_ram UUT_pct_dclp_ram_0( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[0][1]), 
        .wraddress(pct_dclp_wr_addr[0][k]), 
        .wren(pct_dclp_wren[0][k]), 
        .q(pct_dclp_data_out[0][k]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pct_dclp_ram_1( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[1][1]), 
        .wraddress(pct_dclp_wr_addr[1][k]), 
        .wren(pct_dclp_wren[1][k]), 
        .q(pct_dclp_data_out[1][k]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pct_dclp_ram_2( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[2][1]), 
        .wraddress(pct_dclp_wr_addr[2][k]), 
        .wren(pct_dclp_wren[2][k]), 
        .q(pct_dclp_data_out[2][k]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pct_dclp_ram_3( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[3][1]), 
        .wraddress(pct_dclp_wr_addr[3][k]), 
        .wren(pct_dclp_wren[3][k]), 
        .q(pct_dclp_data_out[3][k]) 
      ); 
    end else if( k == 8 | k == 9 | k == 12 | k == 13  ) begin 
      lbt_stage2_2port_ram UUT_pct_dclp_ram_0( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[0][2]), 
        .wraddress(pct_dclp_wr_addr[0][k]), 
        .wren(pct_dclp_wren[0][k]), 
        .q(pct_dclp_data_out[0][k]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pct_dclp_ram_1( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
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        .rdaddress(pct_dclp_rd_addr[1][2]), 
        .wraddress(pct_dclp_wr_addr[1][k]), 
        .wren(pct_dclp_wren[1][k]), 
        .q(pct_dclp_data_out[1][k]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pct_dclp_ram_2( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[2][2]), 
        .wraddress(pct_dclp_wr_addr[2][k]), 
        .wren(pct_dclp_wren[2][k]), 
        .q(pct_dclp_data_out[2][k]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pct_dclp_ram_3( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[3][2]), 
        .wraddress(pct_dclp_wr_addr[3][k]), 
        .wren(pct_dclp_wren[3][k]), 
        .q(pct_dclp_data_out[3][k]) 
      ); 
    end else if( k == 10 | k == 11 | k == 14 | k == 15  ) begin 
      lbt_stage2_2port_ram UUT_pct_dclp_ram_0( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[0][3]), 
        .wraddress(pct_dclp_wr_addr[0][k]), 
        .wren(pct_dclp_wren[0][k]), 
        .q(pct_dclp_data_out[0][k]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pct_dclp_ram_1( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[1][3]), 
        .wraddress(pct_dclp_wr_addr[1][k]), 
        .wren(pct_dclp_wren[1][k]), 
        .q(pct_dclp_data_out[1][k]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pct_dclp_ram_2( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[2][3]), 
        .wraddress(pct_dclp_wr_addr[2][k]), 
        .wren(pct_dclp_wren[2][k]), 
        .q(pct_dclp_data_out[2][k]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pct_dclp_ram_3( 
        .clock(clk), 
        .data(pct_dclp_data_in[k]), 
        .rdaddress(pct_dclp_rd_addr[3][3]), 
        .wraddress(pct_dclp_wr_addr[3][k]), 
        .wren(pct_dclp_wren[3][k]), 
        .q(pct_dclp_data_out[3][k]) 
      ); 
    end 
 
    if( k != 0 ) begin 
      lbt_stage1_2port_ram UUT_pct_hp_ram_0( 
        .clock(clk), 
        .data(pct_hp_data_in[k]), 
        .rdaddress(pct_hp_rd_addr[0]), 
        .wraddress(pct_hp_wr_addr[0]), 
        .wren(pct_hp_wren[0]), 
        .q(pct_hp_data_out[0][k]) 
      ); 
   
      lbt_stage1_2port_ram UUT_pct_hp_ram_1( 
        .clock(clk), 
        .data(pct_hp_data_in[k]), 
        .rdaddress(pct_hp_rd_addr[1]), 
        .wraddress(pct_hp_wr_addr[1]), 
        .wren(pct_hp_wren[1]), 
        .q(pct_hp_data_out[1][k]) 
      ); 
   
      lbt_stage1_2port_ram UUT_pct_hp_ram_2( 
        .clock(clk), 
        .data(pct_hp_data_in[k]), 
        .rdaddress(pct_hp_rd_addr[2]), 
        .wraddress(pct_hp_wr_addr[2]), 
        .wren(pct_hp_wren[2]), 
        .q(pct_hp_data_out[2][k]) 
      ); 
   
      lbt_stage1_2port_ram UUT_pct_hp_ram_3( 
        .clock(clk), 
        .data(pct_hp_data_in[k]), 
        .rdaddress(pct_hp_rd_addr[3]), 
        .wraddress(pct_hp_wr_addr[3]), 
        .wren(pct_hp_wren[3]), 
        .q(pct_hp_data_out[3][k]) 
      ); 
    end 
  end 
endgenerate 
 
// Second stage 4 x 4 POT transform 
pot_4x4 UUT_pot2_4x4( 
  .clk(clk), 
  .reset(reset), 
  .a_in(data_in_pot2[0]), 
  .b_in(data_in_pot2[1]), 
  .c_in(data_in_pot2[2]), 
  .d_in(data_in_pot2[3]), 
  .e_in(data_in_pot2[4]), 
  .f_in(data_in_pot2[5]), 
  .g_in(data_in_pot2[6]), 
  .h_in(data_in_pot2[7]), 
  .i_in(data_in_pot2[8]), 
  .j_in(data_in_pot2[9]), 
  .k_in(data_in_pot2[10]), 
  .l_in(data_in_pot2[11]), 
  .m_in(data_in_pot2[12]), 
  .n_in(data_in_pot2[13]), 
  .o_in(data_in_pot2[14]), 
  .p_in(data_in_pot2[15]), 
  .a_out(data_out_pot2[0]), 
  .b_out(data_out_pot2[1]), 
  .c_out(data_out_pot2[2]), 
  .d_out(data_out_pot2[3]), 
  .e_out(data_out_pot2[4]), 
  .f_out(data_out_pot2[5]), 
  .g_out(data_out_pot2[6]), 
  .h_out(data_out_pot2[7]), 
  .i_out(data_out_pot2[8]), 
  .j_out(data_out_pot2[9]), 
  .k_out(data_out_pot2[10]), 
  .l_out(data_out_pot2[11]), 
  .m_out(data_out_pot2[12]), 
  .n_out(data_out_pot2[13]), 
  .o_out(data_out_pot2[14]), 
  .p_out(data_out_pot2[15]) 
); 
 
// Second stage 4 pt POT transform part 1 
pot_4pt UUT_pot2_4pt_1( 
  .clk(clk), 
  .reset(reset), 
  .a_in(data_in_pot2[0]), 
  .b_in(data_in_pot2[1]), 
  .c_in(data_in_pot2[2]), 
  .d_in(data_in_pot2[3]), 
  .a_out(data_out_pot2[16]), 
  .b_out(data_out_pot2[17]), 
  .c_out(data_out_pot2[18]), 
  .d_out(data_out_pot2[19]) 
); 
 
// Second stage 4 pt POT transform part 2 
pot_4pt UUT_pot2_4pt_2( 
  .clk(clk), 
  .reset(reset), 
  .a_in(data_in_pot2[4]), 
  .b_in(data_in_pot2[5]), 
  .c_in(data_in_pot2[6]), 
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  .d_in(data_in_pot2[7]), 
  .a_out(data_out_pot2[20]), 
  .b_out(data_out_pot2[21]), 
  .c_out(data_out_pot2[22]), 




  genvar l; 
   
  for ( l = 0; l < 16; l = l + 1 ) begin : POT2_RAM 
 
    if( l == 0 | l == 1 | l == 4 | l == 5 ) begin 
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_0( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[0]), 
        .wraddress(pot2_dclp_wr_addr[0][0]), 
        .wren(pot2_dclp_wren[0][0]), 
        .q(pot2_dclp_data_out[0][l]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_1( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[1]), 
        .wraddress(pot2_dclp_wr_addr[1][0]), 
        .wren(pot2_dclp_wren[1][0]), 
        .q(pot2_dclp_data_out[1][l]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_2( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[2]), 
        .wraddress(pot2_dclp_wr_addr[2][0]), 
        .wren(pot2_dclp_wren[2][0]), 
        .q(pot2_dclp_data_out[2][l]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_3( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[3]), 
        .wraddress(pot2_dclp_wr_addr[3][0]), 
        .wren(pot2_dclp_wren[3][0]), 
        .q(pot2_dclp_data_out[3][l]) 
      ); 
    end else if( l == 2 | l == 3 | l == 6 | l == 7 ) begin 
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_0( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[0]), 
        .wraddress(pot2_dclp_wr_addr[0][1]), 
        .wren(pot2_dclp_wren[0][1]), 
        .q(pot2_dclp_data_out[0][l]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_1( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[1]), 
        .wraddress(pot2_dclp_wr_addr[1][1]), 
        .wren(pot2_dclp_wren[1][1]), 
        .q(pot2_dclp_data_out[1][l]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_2( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[2]), 
        .wraddress(pot2_dclp_wr_addr[2][1]), 
        .wren(pot2_dclp_wren[2][1]), 
        .q(pot2_dclp_data_out[2][l]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_3( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[3]), 
        .wraddress(pot2_dclp_wr_addr[3][1]), 
        .wren(pot2_dclp_wren[3][1]), 
        .q(pot2_dclp_data_out[3][l]) 
      ); 
    end else if( l == 8 | l == 9 | l == 12 | l == 13 ) begin 
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_0( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[0]), 
        .wraddress(pot2_dclp_wr_addr[0][2]), 
        .wren(pot2_dclp_wren[0][2]), 
        .q(pot2_dclp_data_out[0][l]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_1( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[1]), 
        .wraddress(pot2_dclp_wr_addr[1][2]), 
        .wren(pot2_dclp_wren[1][2]), 
        .q(pot2_dclp_data_out[1][l]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_2( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[2]), 
        .wraddress(pot2_dclp_wr_addr[2][2]), 
        .wren(pot2_dclp_wren[2][2]), 
        .q(pot2_dclp_data_out[2][l]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_3( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[3]), 
        .wraddress(pot2_dclp_wr_addr[3][2]), 
        .wren(pot2_dclp_wren[3][2]), 
        .q(pot2_dclp_data_out[3][l]) 
      ); 
    end else if( l == 10 | l == 11 | l == 14 | l == 15 ) begin 
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_0( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[0]), 
        .wraddress(pot2_dclp_wr_addr[0][3]), 
        .wren(pot2_dclp_wren[0][3]), 
        .q(pot2_dclp_data_out[0][l]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_1( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[1]), 
        .wraddress(pot2_dclp_wr_addr[1][3]), 
        .wren(pot2_dclp_wren[1][3]), 
        .q(pot2_dclp_data_out[1][l]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_2( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[2]), 
        .wraddress(pot2_dclp_wr_addr[2][3]), 
        .wren(pot2_dclp_wren[2][3]), 
        .q(pot2_dclp_data_out[2][l]) 
      ); 
   
      lbt_stage2_2port_ram UUT_pot2_dclp_ram_3( 
        .clock(clk), 
        .data(pot2_dclp_data_in[l]), 
        .rdaddress(pot2_dclp_rd_addr[3]), 
        .wraddress(pot2_dclp_wr_addr[3][3]), 
        .wren(pot2_dclp_wren[3][3]), 
        .q(pot2_dclp_data_out[3][l]) 
      ); 
    end 
  end 
   




    if( l == 0 ) begin 
      register_16_bit pot2_pass_through_buffer_in_a( 
        .clk(clk), 
        .reset(reset), 
        .d_in(data_in_pot2[0]), 
        .q_out(pot2_pass_through_buffer[0][l]) 
      ); 
      register_16_bit pot2_pass_through_buffer_in_b( 
        .clk(clk), 
        .reset(reset), 
        .d_in(data_in_pot2[1]), 
        .q_out(pot2_pass_through_buffer[1][l]) 
      ); 
      register_16_bit pot2_pass_through_buffer_in_c( 
        .clk(clk), 
        .reset(reset), 
        .d_in(data_in_pot2[2]), 
        .q_out(pot2_pass_through_buffer[2][l]) 
      ); 
      register_16_bit pot2_pass_through_buffer_in_d( 
        .clk(clk), 
        .reset(reset), 
        .d_in(data_in_pot2[3]), 
        .q_out(pot2_pass_through_buffer[3][l]) 
      ); 
    end else begin 
      register_16_bit pot2_pass_through_buffer_pipeline_a( 
        .clk(clk), 
        .reset(reset), 
        .d_in(pot2_pass_through_buffer[0][l-1]), 
        .q_out(pot2_pass_through_buffer[0][l]) 
      ); 
      register_16_bit pot2_pass_through_buffer_pipeline_b( 
        .clk(clk), 
        .reset(reset), 
        .d_in(pot2_pass_through_buffer[1][l-1]), 
        .q_out(pot2_pass_through_buffer[1][l]) 
      ); 
      register_16_bit pot2_pass_through_buffer_pipeline_c( 
        .clk(clk), 
        .reset(reset), 
        .d_in(pot2_pass_through_buffer[2][l-1]), 
        .q_out(pot2_pass_through_buffer[2][l]) 
      ); 
      register_16_bit pot2_pass_through_buffer_pipeline_d( 
        .clk(clk), 
        .reset(reset), 
        .d_in(pot2_pass_through_buffer[3][l-1]), 
        .q_out(pot2_pass_through_buffer[3][l]) 
      ); 
    end 
  end 
endgenerate 
 
// Second stage 4 x 4 PCT transform 
pct_4x4 UUT_pct2_4x4( 
  .clk(clk), 
  .reset(reset), 
  .a_in(data_in_pct2[0]), 
  .b_in(data_in_pct2[1]), 
  .c_in(data_in_pct2[2]), 
  .d_in(data_in_pct2[3]), 
  .e_in(data_in_pct2[4]), 
  .f_in(data_in_pct2[5]), 
  .g_in(data_in_pct2[6]), 
  .h_in(data_in_pct2[7]), 
  .i_in(data_in_pct2[8]), 
  .j_in(data_in_pct2[9]), 
  .k_in(data_in_pct2[10]), 
  .l_in(data_in_pct2[11]), 
  .m_in(data_in_pct2[12]), 
  .n_in(data_in_pct2[13]), 
  .o_in(data_in_pct2[14]), 
  .p_in(data_in_pct2[15]), 
  .a_out(data_out_pct2[0]), 
  .b_out(data_out_pct2[1]), 
  .c_out(data_out_pct2[2]), 
  .d_out(data_out_pct2[3]), 
  .e_out(data_out_pct2[4]), 
  .f_out(data_out_pct2[5]), 
  .g_out(data_out_pct2[6]), 
  .h_out(data_out_pct2[7]), 
  .i_out(data_out_pct2[8]), 
  .j_out(data_out_pct2[9]), 
  .k_out(data_out_pct2[10]), 
  .l_out(data_out_pct2[11]), 
  .m_out(data_out_pct2[12]), 
  .n_out(data_out_pct2[13]), 
  .o_out(data_out_pct2[14]), 




  genvar m; 
   
  for ( m = 0; m < 16; m = m + 1 ) begin : PCT2_RAM 
 
    lbt_stage2_2port_ram UUT_pct2_dclp_ram_0( 
      .clock(clk), 
      .data(pct2_dclp_data_in[m]), 
      .rdaddress(pct2_dclp_rd_addr[0][m]), 
      .wraddress(pct2_dclp_wr_addr[0]), 
      .wren(pct2_dclp_wren[0]), 
      .q(pct2_dclp_data_out[0][m]) 
    ); 
 
    lbt_stage2_2port_ram UUT_pct2_dclp_ram_1( 
      .clock(clk), 
      .data(pct2_dclp_data_in[m]), 
      .rdaddress(pct2_dclp_rd_addr[1][m]), 
      .wraddress(pct2_dclp_wr_addr[1]), 
      .wren(pct2_dclp_wren[1]), 
      .q(pct2_dclp_data_out[1][m]) 
    ); 
 
    lbt_stage2_2port_ram UUT_pct2_dclp_ram_2( 
      .clock(clk), 
      .data(pct2_dclp_data_in[m]), 
      .rdaddress(pct2_dclp_rd_addr[2][m]), 
      .wraddress(pct2_dclp_wr_addr[2]), 
      .wren(pct2_dclp_wren[2]), 
      .q(pct2_dclp_data_out[2][m]) 
    ); 
 
    lbt_stage2_2port_ram UUT_pct2_dclp_ram_3( 
      .clock(clk), 
      .data(pct2_dclp_data_in[m]), 
      .rdaddress(pct2_dclp_rd_addr[3][m]), 
      .wraddress(pct2_dclp_wr_addr[3]), 
      .wren(pct2_dclp_wren[3]), 
      .q(pct2_dclp_data_out[3][m]) 
    ); 
 




// Set parameters to fetch and store data in the pipeline of transforms 
 
always @(posedge clk) begin : SET_CONSTANTS 
 
    num_mblocks <= mblock_height * mblock_width; 
    mb_width <= mblock_width; 
    mb_width_minus_1 <= mblock_width - 9'b1; 
    mb_width_plus_1 <= mblock_width + 9'b1; 
    mb_bottom_left <= mblock_height * mblock_width - mblock_width; 
    mb_overlap_bottom_left <= mblock_height*(mblock_width+9'b1); 






// Feed data as it traverses through the staeps of the LBT 
 
always @(posedge clk) begin : FEED LBT 
   
  // if in reset, clear registers 
  if( !reset ) begin 
75 
 
     
    // Counters 
    pot_count             <= 32'h0; 
    pct_count             <= 32'h0; 
    pct_block_count       <= 32'h0; 
    pot2_count            <= 32'h0; 
    pot2_count            <= 32'h0; 
    pot2_block_count      <= 18'h0; 
    pot2_overlap_count    <= 18'h0; 
    pot2_overlap_count_r1 <= 18'h0; 
    pot2_overlap_count_r2 <= 18'h0; 
    pct2_count            <= 32'h0; 
    pct2_block_count      <= 32'h0; 
     
    // Stall signals 
    pct_stall  <= 1'b0; 
    pot2_stall <= 1'b0; 
    pct2_stall <= 1'b0; 
     
    // Get parameter registers 
    get_pot_b  <= 5'h0; 
    get_pct_b  <= 4'h0; 
    get_pct2_b <= 4'h0; 
    get_pot_mb <= 18'h0; 
    get_pct_mb <= 18'h0; 
     
    // Set parameter registers 
    set_pot_b   <= 5'h0; 
    set_pct_b   <= 4'h0; 
    set_pot_mb  <= 18'h0; 
    set_pct_mb  <= 18'h0; 
    set_pot2_mb <= 18'h0; 
    set_pct2_mb <= 18'h0; 
     
    // Get row and column info registers 
    pct_mb_get_column          <= 9'b0; 
    pct_mb_get_row             <= 2'b0; 
    pct_mb_get_row_r1          <= 2'b0; 
    pct_mb_get_row_r2          <= 2'b0; 
    pot2_overlap_get_column    <= 9'b0; 
    pot2_overlap_get_column_r1 <= 9'b0; 
    pot2_overlap_get_column_r2 <= 9'b0; 
    pot2_overlap_get_row       <= 2'b0; 
    pot2_overlap_get_row_r1    <= 2'b0; 
    pot2_overlap_get_row_r2    <= 2'b0; 
    pct2_mb_get_column         <= 9'b0; 
    pct2_mb_get_column_r1      <= 9'b0; 
    pct2_mb_get_column_r2      <= 9'b0; 
    pct2_mb_get_row            <= 2'b0; 
    pct2_mb_get_row_r1         <= 2'b0; 
    pct2_mb_get_row_r2         <= 2'b0; 
     
    // toggle bits 
    pot_toggle_bit  <= 1'b0; 
    pct_toggle_bit  <= 1'b0; 
    pot2_toggle_bit <= 1'b0; 
    pct2_toggle_bit <= 1'b0; 
     
    pot_mb_select <= 0; 
     
    // Set row and column info registers 
    pot_mb_set_column       <= 9'b0; 
    pot_mb_set_row          <= 2'b0; 
    pot_b_set_column        <= 3'b0; 
    pot_b_set_row           <= 3'b0; 
    pct_mb_set_column       <= 9'b0; 
    pct_mb_set_row          <= 2'b0; 
    pot2_overlap_set_column <= 9'b0; 
    pot2_overlap_set_row    <= 2'b0; 
    pct2_set_column         <= 9'b0; 
    pct2_set_row            <= 2'b0; 
     
    // Data valid signals 
    data_out_pot_valid  <= 1'b0; 
    data_out_pct_valid  <= 1'b0; 
    data_out_pot2_valid <= 1'b0; 
    data_out_pct2_valid <= 1'b0; 
 
    // Stage active signals 
    pot_on     <= 1'b0; 
    pct_on     <= 1'b0; 
    pot2_on    <= 1'b0; 
    pct2_on    <= 1'b0; 
    finish_lbt <= 1'b0; 
     
  end else begin 
     
    // if start lbt is high then start POT 
    if( start_lbt ) begin 
      pot_on <= 1'b1; 
    end 
     
    // if finished toggle the signal back low 
    if( finish_lbt == 1'b1 ) begin 
      finish_lbt <= 1'b0; 
    end 
     
    // if POT is active 
    if( pot_on == 1'b1 ) begin 
       
      // if data has finished pipeline of POT, signal data as valid 
      if( pot_count > POT_DELAY & pot_count <=  
          num_mblocks * 25 + POT_DELAY ) begin 
        data_out_pot_valid <= 1'b1; 
      end else begin 
        data_out_pot_valid <= 1'b0; 
      end 
       
      // get POT macroblock and block values 
      if( get_pot_b < 5'd24 & get_pot_mb < num_mblocks ) begin 
        get_pot_b <= get_pot_b + 5'b1; 
        get_pot_mb <= get_pot_mb; 
      end else if( get_pot_b == 5'd24 & get_pot_mb < num_mblocks - 1 ) begin 
        get_pot_b <= 5'b0; 
        get_pot_mb <= get_pot_mb + 18'b1; 
      end else begin 
        get_pot_b <= get_pot_b; 
        get_pot_mb <= get_pot_mb; 
      end 
 
      pot_toggle_bit <= ~pot_toggle_bit; 
       
      if( pot_block_info_buffer[POT_DELAY] !=  
          pot_block_info_buffer[POT_DELAY+1] ) begin 
         
        if( set_pot_b < 5'd24 ) begin 
          set_pot_b <= set_pot_b + 5'b1; 
        end else if( set_pot_mb < num_mblocks - 1 ) begin 
          set_pot_b <= 5'b0; 
          set_pot_mb <= set_pot_mb + 18'b1; 
          pot_mb_select <= ~pot_mb_select; 
        end else begin 
          set_pot_b <= 5'b0; 
          set_pot_mb <= 18'b0; 
        end 
         
        if( pot_b_set_column < 3'd4 ) begin 
          pot_b_set_column <= pot_b_set_column + 3'b1; 
        end else if( pot_b_set_row < 3'd4 ) begin 
          pot_b_set_column <= 3'b0; 
          pot_b_set_row <= pot_b_set_row + 3'b1; 
        end else if( pot_mb_set_column < mb_width_minus_1 ) begin 
          pot_b_set_column <= 3'b0; 
          pot_b_set_row <= 3'b0; 
          pot_mb_set_column <= pot_mb_set_column + 9'b1; 
        end else if( pot_mb_set_row < 2'd3 ) begin 
          pot_b_set_column <= 3'b0; 
          pot_b_set_row <= 3'b0; 
          pot_mb_set_column <= 9'b0; 
          pot_mb_set_row <= pot_mb_set_row + 2'b1; 
        end else begin 
          pot_b_set_column <= 3'b0; 
          pot_b_set_row <= 3'b0; 
          pot_mb_set_column <= 9'b0; 
          pot_mb_set_row <= 2'b0; 
        end 
         
      end 
      // update POT counter 
      if( pot_count <= num_mblocks * 25 + POT_DELAY ) begin 
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        pot_count <= pot_count + 32'b1; 
      end else begin 
        pot_count <= 32'b0; 
        pot_on <= 1'b0; 
      end 
       
      // signal PCT to (re)start 
      if( set_pot_b == 5'd24 ) begin 
        pct_on <= 1'b1; 
        pct_stall <= 1'b0; 
      end 
       
    end 
 
    // if PCT is active 
    if( pct_on == 1'b1 ) begin 
       
      // if data has finished pipeline of PCT, signal data as valid 
      if ( pct_count >= PCT_DELAY &  
           !(set_pct_mb == num_mblocks - 1 &  
           set_pct_b == 4'd15) ) begin 
        data_out_pct_valid <= 1'b1; 
      end else begin 
        data_out_pct_valid <= 1'b0; 
      end 
 
      // set parameters to fetch data for PCT 
      if( !pct_stall &  
          !( get_pct_mb == num_mblocks - 1 & get_pct_b == 4'd15) ) begin 
       
        if( get_pct_b < 4'd15 ) begin 
          get_pct_b <= get_pct_b + 4'b1; 
          pct_toggle_bit <= ~pct_toggle_bit; 
        end else if( pct_mb_get_column < mb_width_minus_1 ) begin 
          get_pct_b <= 4'b0; 
          get_pct_mb <= get_pct_mb + 18'b1; 
          pct_mb_get_column <= pct_mb_get_column + 9'b1; 
          pct_toggle_bit <= ~pct_toggle_bit; 
        end else if( get_pct_mb < num_mblocks - 1 ) begin 
          get_pct_b <= 4'b0; 
          get_pct_mb <= get_pct_mb + 18'b1; 
          pct_mb_get_column <= 9'b0; 
          pct_mb_get_row <= pct_mb_get_row + 2'b1; 
          pct_toggle_bit <= ~pct_toggle_bit; 
        end 
      end 
      // buffer pct_mb_get_row so that data comes out of RAM correctly 
      pct_mb_get_row_r1 <= pct_mb_get_row; 
      pct_mb_get_row_r2 <= pct_mb_get_row_r1; 
       
      if( pct_block_info_buffer[PCT_DELAY-1] !=  
          pct_block_info_buffer[PCT_DELAY] ) begin 
         
        if( set_pct_b < 4'd15 ) begin 
          set_pct_b <= set_pct_b + 4'b1; 
        end else if( pct_mb_set_column < mb_width_minus_1 ) begin 
          set_pct_b <= 4'b0; 
          set_pct_mb <= set_pct_mb + 18'b1; 
          pct_mb_set_column <= pct_mb_set_column + 9'b1; 
        end else if( set_pct_mb < num_mblocks - 1 ) begin 
          set_pct_b <= 4'b0; 
          set_pct_mb <= set_pct_mb + 18'b1; 
          pct_mb_set_column <= 9'b0; 
          pct_mb_set_row <= pct_mb_set_row + 2'b1; 
        end 
      end 
 
      // increment PCT counter 
      if ( !(set_pct_mb == num_mblocks - 1 & set_pct_b == 4'd15) ) begin 
        pct_count <= pct_count + 32'b1; 
      end else begin 
        pct_count <= 32'b0; 
        pct_block_count <= 32'b0; 
        pct_on <= 1'b0; 
      end 
       
      // increment PCT block counter 
      if (pct_block_count < (num_mblocks << 4) - 1 & !pct_stall ) begin 
        pct_block_count <= pct_block_count + 32'b1; 
      end 
 
      // if finished macroblock and POT is still active, stall 
      if( pot_on == 1'b1 &  
          pct_block_count[3:0] == 4'd15 ) begin 
        pct_stall <= 1'b1; 
      end 
       
      // signal POT2 to (re)start 
      if( set_pct_b == 5'd15 & set_pct_mb != 17'b0 ) begin 
        pot2_on <= 1'b1; 
        pot2_stall <= 1'b0; 
      end 
       
    end  
 
    // if POT2 is active 
    if( pot2_on == 1'b1 ) begin 
       
      // if data has finished pipeline of POT2, signal data as valid 
      if ( pot2_count > POT_DELAY + 2 & 
           !(set_pot2_mb == last_overlap_mblock )) begin 
        data_out_pot2_valid <= 1'b1; 
      end else begin 
        data_out_pot2_valid <= 1'b0; 
      end 
 
      // increment pot2 counter 
      if ( !(set_pot2_mb == last_overlap_mblock )) begin 
        pot2_count <= pot2_count + 32'b1; 
      end else begin 
        pot2_count <= 32'b0; 
        pot2_block_count <= 32'b0; 
        pot2_overlap_count <= 18'b0; 
        pot2_on <= 1'b0; 
        pct2_stall <= 1'b0; 
      end 
       
      // increment pot2 block counter 
      if (pot2_block_count < (num_mblocks << 4) - 1 & !pot2_stall ) begin 
        pot2_block_count <= pot2_block_count + 32'b1; 
      end 
 
      // increment pot2 overlap counter 
      if( pot2_overlap_count < last_overlap_mblock & 
          (pct_on == 1'b0 | pot2_block_count[3:0] == 13 |  
          (pot2_overlap_get_column == mb_width_minus_1 &  
           pot2_block_count[3:0] == 14 ))) begin 
 
           pot2_toggle_bit <= ~pot2_toggle_bit; 
            
           if( pot2_overlap_get_column < mb_width ) begin 
             pot2_overlap_get_column <= pot2_overlap_get_column + 9'b1; 
           end else if( pot2_overlap_get_row < 2'd3  ) begin 
             pot2_overlap_get_column <= 9'b0; 
             pot2_overlap_get_row <= pot2_overlap_get_row + 2'b1; 
           end else begin 
             pot2_overlap_get_column <= 9'b0; 
             pot2_overlap_get_row <= 2'b0; 
           end 
            
          pot2_overlap_count <= pot2_overlap_count + 18'b1; 
      end 
 
      pot2_overlap_get_column_r1 <= pot2_overlap_get_column; 
      pot2_overlap_get_column_r2 <= pot2_overlap_get_column_r1; 
 
      pot2_overlap_get_row_r1 <= pot2_overlap_get_row; 
      pot2_overlap_get_row_r2 <= pot2_overlap_get_row_r1; 
 
      pot2_overlap_count_r1 <= pot2_overlap_count; 
      pot2_overlap_count_r2 <= pot2_overlap_count_r1; 
 
      // set POT2 overlap macroblock values 
      if( pot2_block_info_buffer[POT_DELAY] !=  
          pot2_block_info_buffer[POT_DELAY+1] ) begin 
   
        if( pot2_overlap_set_column < mb_width ) begin 
          set_pot2_mb <= set_pot2_mb + 18'b1; 
          pot2_overlap_set_column <= pot2_overlap_set_column + 9'b1; 
        end else begin 
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          set_pot2_mb <= set_pot2_mb + 18'b1; 
          pot2_overlap_set_column <= 9'b0; 
          pot2_overlap_set_row <= pot2_overlap_set_row + 2'b1; 
        end 
      end 
 
      // if finished macroblock and PCT is still active, stall 
      if( pct_on == 1'b1 & pot2_block_count[3:0] == 4'hE ) begin 
        pot2_stall <= 1'b1; 
      end 
       
      // signal PCT2 to start 
      if( set_pot2_mb > mb_width_plus_1 &  
          pot2_overlap_set_column == mb_width[8:1] + 8'b1 ) begin 
        pct2_on <= 1'b1; 
      end 
 
      // signal PCT2 to restart 
      if( pot2_overlap_set_column == mb_width[8:1] + 8'b1 ) begin 
        pct2_stall <= 1'b0; 
      end 
    end 
 
    // if PCT2 is active 
    if( pct2_on == 1'b1 ) begin 
       
      // if data has finished pipeline of PCT2, signal data as valid 
      if ( pct2_count >= PCT_DELAY & 
           !(set_pct2_mb == num_mblocks-1 )) begin 
        data_out_pct2_valid <= 1'b1; 
      end else begin 
        data_out_pct2_valid <= 1'b0; 
      end 
       
      // get PCT2 block & macroblock values and buffer them 
      pct2_mb_get_row_r1 <= pct2_mb_get_row; 
      pct2_mb_get_row_r2 <= pct2_mb_get_row_r1; 
       
      pct2_mb_get_column_r1 <= pct2_mb_get_column; 
      pct2_mb_get_column_r2 <= pct2_mb_get_column_r1; 
 
      // set PCT2 overlap macroblock values 
 
      if( pct2_block_info_buffer[PCT_DELAY] !=  
          pct2_block_info_buffer[PCT_DELAY-1] ) begin 
   
        if( pct2_set_column < mb_width_minus_1 ) begin 
          set_pct2_mb <= set_pct2_mb + 18'b1; 
          pct2_set_column <= pct2_set_column + 9'b1; 
        end else begin 
          set_pct2_mb <= set_pct2_mb + 18'b1; 
          pct2_set_column <= 9'b0; 
          pct2_set_row <= pct2_set_row + 2'b1; 
        end 
      end 
 
      // increment pct2 counter 
      if ( !(set_pct2_mb == num_mblocks-1 )) begin 
        pct2_count <= pct2_count + 32'b1; 
      end else begin 
        pct2_count <= 32'b0; 
        pct2_block_count <= 32'b0; 
        pct2_on <= 1'b0; 
      end 
       
      // increment pct2 block counter 
      if (pct2_block_count < (num_mblocks << 4) - 1 & !pct2_stall ) begin 
        pct2_block_count <= pct2_block_count + 32'b1; 
       
        if( get_pct2_b < 4'd15 ) begin 
          get_pct2_b <= get_pct2_b + 4'b1; 
        end else if( pct2_mb_get_column < mb_width_minus_1 ) begin 
          get_pct2_b <= 4'b0; 
          pct2_mb_get_column <= pct2_mb_get_column + 9'b1; 
          pct2_toggle_bit <= ~ pct2_toggle_bit; 
        end else begin 
          get_pct2_b <= 4'b0; 
          pct2_mb_get_column <= 9'b0; 
          pct2_mb_get_row <= pct2_mb_get_row + 2'b1; 
          pct2_toggle_bit <= ~ pct2_toggle_bit; 
        end 
      end 
 
      // if finished macroblock and POT2 is still active, stall 
      if( pot2_on == 1'b1 &  
          pct2_block_count[3:0] == 4'hE &  
          pct2_mb_get_column == mb_width_minus_1 ) begin 
           
        pct2_stall <= 1'b1; 
      end 
       
      // signal quantizer to start 
      if( set_pct2_mb == 0 & 
          pct2_block_info_buffer[PCT_DELAY] !=  
          pct2_block_info_buffer[PCT_DELAY-1]) begin 
         
        finish_lbt <= 1'b1; 
      end 
    end 




// Store data from buffers to buffer 
 
always @(posedge clk) begin : BUFFER_DATA 
   
  // preset write enable signals 
  pct_hp_wren[0] <= 1'b0; 
  pct_hp_wren[1] <= 1'b0; 
  pct_hp_wren[2] <= 1'b0; 
  pct_hp_wren[3] <= 1'b0; 
   
  pct_dclp_wren[0] <= 16'b0000000000000000; 
  pct_dclp_wren[1] <= 16'b0000000000000000; 
  pct_dclp_wren[2] <= 16'b0000000000000000; 
  pct_dclp_wren[3] <= 16'b0000000000000000; 
   
  pot2_dclp_wren[0] <= 4'b0; 
  pot2_dclp_wren[1] <= 4'b0; 
  pot2_dclp_wren[2] <= 4'b0; 
  pot2_dclp_wren[3] <= 4'b0; 
   
  pct2_dclp_wren[0] <= 1'b0; 
  pct2_dclp_wren[1] <= 1'b0; 
  pct2_dclp_wren[2] <= 1'b0; 
  pct2_dclp_wren[3] <= 1'b0; 
   
  // if data is coming out of POT 
  if( data_out_pot_valid == 1 ) begin 
   
    // if top left corner 
    if( set_pot_mb == 0 & set_pot_b == 0 ) begin 
   
      pot_data_out[pot_mb_select][0][0] <=  
        pot_pass_through_buffer[0][POT_DELAY]; 
      pot_data_out[pot_mb_select][0][1] <=  
        pot_pass_through_buffer[1][POT_DELAY]; 
      pot_data_out[pot_mb_select][0][4] <=  
        pot_pass_through_buffer[2][POT_DELAY]; 
      pot_data_out[pot_mb_select][0][5] <=  
        pot_pass_through_buffer[3][POT_DELAY]; 
 
    end 
   
    // if top right corner 
    if( set_pot_mb == mb_width_minus_1 & set_pot_b == 4 ) begin 
   
      // set data respectively 
      pot_data_out[pot_mb_select][3][2] <=  
        pot_pass_through_buffer[0][POT_DELAY]; 
      pot_data_out[pot_mb_select][3][3] <=  
        pot_pass_through_buffer[1][POT_DELAY]; 
      pot_data_out[pot_mb_select][3][6] <=  
        pot_pass_through_buffer[2][POT_DELAY]; 
      pot_data_out[pot_mb_select][3][7] <=  
        pot_pass_through_buffer[3][POT_DELAY]; 
    end 
   
    // if bottom left corner 
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    if( set_pot_mb == mb_bottom_left & set_pot_b == 20 ) begin 
   
      // set data respectively 
      pot_data_out[pot_mb_select][12][8] <=  
        pot_pass_through_buffer[0][POT_DELAY]; 
      pot_data_out[pot_mb_select][12][9] <=  
        pot_pass_through_buffer[1][POT_DELAY]; 
      pot_data_out[pot_mb_select][12][12] <=  
        pot_pass_through_buffer[2][POT_DELAY]; 
      pot_data_out[pot_mb_select][12][13] <=  
        pot_pass_through_buffer[3][POT_DELAY]; 
    end 
   
    // if bottom right corner 
    if( set_pot_mb == num_mblocks - 1 & set_pot_b == 24 ) begin 
   
      // set data respectively 
      pot_data_out[pot_mb_select][15][10] <=  
        pot_pass_through_buffer[0][POT_DELAY]; 
      pot_data_out[pot_mb_select][15][11] <=  
        pot_pass_through_buffer[1][POT_DELAY]; 
      pot_data_out[pot_mb_select][15][14] <=  
        pot_pass_through_buffer[2][POT_DELAY]; 
      pot_data_out[pot_mb_select][15][15] <=  
        pot_pass_through_buffer[3][POT_DELAY]; 
    end 
   
    // if top 
    if( !(set_pot_mb == 0 & set_pot_b == 0) &  
        !(set_pot_mb == mb_width_minus_1 & set_pot_b == 4) & 
        set_pot_mb <= mb_width_minus_1 & set_pot_b <= 4 ) begin 
 
      // if overlap left 
      if( set_pot_b == 0 ) begin 
        pot_data_out[pot_mb_select][0][0] <= data_out_pot[18]; 
        pot_data_out[pot_mb_select][0][1] <= data_out_pot[19]; 
        pot_data_out[pot_mb_select][0][4] <= data_out_pot[22]; 
        pot_data_out[pot_mb_select][0][5] <= data_out_pot[23]; 
      end 
       
      // if overlap right 
      if( set_pot_b == 4 ) begin 
        pot_data_out[pot_mb_select][3][2] <= data_out_pot[16]; 
        pot_data_out[pot_mb_select][3][3] <= data_out_pot[17]; 
        pot_data_out[pot_mb_select][3][6] <= data_out_pot[20]; 
        pot_data_out[pot_mb_select][3][7] <= data_out_pot[21]; 
 
      end 
       
      // else 
      if( set_pot_b != 0 & set_pot_b != 4 ) begin 
        pot_data_out[pot_mb_select][pot_b_set_column][0] <= data_out_pot[18]; 
        pot_data_out[pot_mb_select][pot_b_set_column][1] <= data_out_pot[19]; 
        pot_data_out[pot_mb_select][pot_b_set_column-1][2] <= 
data_out_pot[16]; 
        pot_data_out[pot_mb_select][pot_b_set_column-1][3] <= 
data_out_pot[17]; 
        pot_data_out[pot_mb_select][pot_b_set_column][4] <= data_out_pot[22]; 
        pot_data_out[pot_mb_select][pot_b_set_column][5] <= data_out_pot[23]; 
        pot_data_out[pot_mb_select][pot_b_set_column-1][6] <= 
data_out_pot[20]; 
        pot_data_out[pot_mb_select][pot_b_set_column-1][7] <= 
data_out_pot[21]; 
      end 
    end 
     
    // if left 
    if( !(set_pot_mb == 0 & set_pot_b == 0) &  
        !(set_pot_mb == mb_bottom_left & set_pot_b == 20) & 
        pot_mb_set_column == 0 & pot_b_set_column == 0 ) begin 
 
      // if overlap top 
      if( set_pot_b == 0 ) begin 
        pot_data_out[pot_mb_select][0][0] <= data_out_pot[18]; 
        pot_data_out[pot_mb_select][0][1] <= data_out_pot[22]; 
        pot_data_out[pot_mb_select][0][4] <= data_out_pot[19]; 
        pot_data_out[pot_mb_select][0][5] <= data_out_pot[23]; 
      end 
       
      // if overlap bottom 
      if( set_pot_b == 20 ) begin 
        pot_data_out[pot_mb_select][12][8] <= data_out_pot[16]; 
        pot_data_out[pot_mb_select][12][9] <= data_out_pot[20]; 
        pot_data_out[pot_mb_select][12][12] <= data_out_pot[17]; 
        pot_data_out[pot_mb_select][12][13] <= data_out_pot[21]; 
      end 
       
      // else 
      if( set_pot_b != 0 & set_pot_b != 20 ) begin 
        pot_data_out[pot_mb_select][{pot_b_set_row[1:0], 2'b0}][0] <=  
          data_out_pot[18]; 
        pot_data_out[pot_mb_select][{pot_b_set_row[1:0], 2'b0}][1] <=  
          data_out_pot[22]; 
        pot_data_out[pot_mb_select][{pot_b_set_row[1:0], 2'b0}][4] <=  
          data_out_pot[19]; 
        pot_data_out[pot_mb_select][{pot_b_set_row[1:0], 2'b0}][5] <=  
          data_out_pot[23]; 
        pot_data_out[pot_mb_select][{pot_b_set_row[1:0] -2'b1, 2'b0}][8] <=  
          data_out_pot[16]; 
        pot_data_out[pot_mb_select][{pot_b_set_row[1:0] -2'b1, 2'b0}][9] <=  
          data_out_pot[20]; 
        pot_data_out[pot_mb_select][{pot_b_set_row[1:0] -2'b1, 2'b0}][12] <=  
          data_out_pot[17]; 
        pot_data_out[pot_mb_select][{pot_b_set_row[1:0] -2'b1, 2'b0}][13] <=  
          data_out_pot[21]; 
      end 
    end 
   
    // if right 
    if( !(set_pot_mb == mb_width_minus_1 & set_pot_b == 4) &  
        !(set_pot_mb == num_mblocks - 1 & set_pot_b == 24) & 
        pot_mb_set_column == mb_width_minus_1 & pot_b_set_column == 4 ) 
begin 
 
      // if overlap top 
      if( set_pot_b == 4 ) begin 
        pot_data_out[pot_mb_select][3][2] <= data_out_pot[18]; 
        pot_data_out[pot_mb_select][3][3] <= data_out_pot[22]; 
        pot_data_out[pot_mb_select][3][6] <= data_out_pot[19]; 
        pot_data_out[pot_mb_select][3][7] <= data_out_pot[23]; 
      end 
       
      // if overlap bottom 
      if( set_pot_b == 24 ) begin 
        pot_data_out[pot_mb_select][15][10] <= data_out_pot[16]; 
        pot_data_out[pot_mb_select][15][11] <= data_out_pot[20]; 
        pot_data_out[pot_mb_select][15][14] <= data_out_pot[17]; 
        pot_data_out[pot_mb_select][15][15] <= data_out_pot[21]; 
      end 
       
      // else 
      if( set_pot_b != 4 & set_pot_b != 24 ) begin 
        pot_data_out[pot_mb_select][{pot_b_set_row, 2'h3}][2] <=  
          data_out_pot[18]; 
        pot_data_out[pot_mb_select][{pot_b_set_row, 2'h3}][3] <=  
          data_out_pot[22]; 
        pot_data_out[pot_mb_select][{pot_b_set_row, 2'h3}][6] <=  
          data_out_pot[19]; 
        pot_data_out[pot_mb_select][{pot_b_set_row, 2'h3}][7] <=  
          data_out_pot[23]; 
        pot_data_out[pot_mb_select][{pot_b_set_row - 1, 2'h3}][10] <=  
          data_out_pot[16]; 
        pot_data_out[pot_mb_select][{pot_b_set_row - 1, 2'h3}][11] <=  
          data_out_pot[20]; 
        pot_data_out[pot_mb_select][{pot_b_set_row - 1, 2'h3}][14] <=  
          data_out_pot[17]; 
        pot_data_out[pot_mb_select][{pot_b_set_row - 1, 2'h3}][15] <=  
          data_out_pot[21]; 
      end 
    end 
   
    // if bottom 
    if( !(set_pot_mb == mb_bottom_left & set_pot_b == 20) &  
        !(set_pot_mb == num_mblocks - 1 & set_pot_b == 24) & 
        set_pot_mb >= mb_bottom_left & set_pot_b >= 20 ) begin 
       
      // if overlap left 
      if( set_pot_b == 20 ) begin 
        pot_data_out[pot_mb_select][12][8] <= data_out_pot[18]; 
        pot_data_out[pot_mb_select][12][9] <= data_out_pot[19]; 
79 
 
        pot_data_out[pot_mb_select][12][12] <= data_out_pot[22]; 
        pot_data_out[pot_mb_select][12][13] <= data_out_pot[23]; 
      end 
       
      // if overlap right 
      if( set_pot_b == 24 ) begin 
        pot_data_out[pot_mb_select][15][10] <= data_out_pot[16]; 
        pot_data_out[pot_mb_select][15][11] <= data_out_pot[17]; 
        pot_data_out[pot_mb_select][15][14] <= data_out_pot[20]; 
        pot_data_out[pot_mb_select][15][15] <= data_out_pot[21]; 
      end 
       
      // else 
      if( set_pot_b != 20 & set_pot_b != 24 ) begin 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]}][8] <=  
          data_out_pot[18]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]}][9] <=  
          data_out_pot[19]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]-1}][10] <=  
          data_out_pot[16]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]-1}][11] <=  
          data_out_pot[17]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]}][12] <=  
          data_out_pot[22]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]}][13] <=  
          data_out_pot[23]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]-1}][14] <=  
          data_out_pot[20]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]-1}][15] <=  
          data_out_pot[21]; 
      end 
    end 
   
    // else normal 
    if( !(set_pot_mb <= mb_width_minus_1 & set_pot_b <= 4) &  
        !(pot_mb_set_column == 0 & pot_b_set_column == 0) & 
        !(pot_mb_set_column == mb_width_minus_1 & pot_b_set_column == 4) 
& 
        !(set_pot_mb >= mb_bottom_left & set_pot_b >= 20) ) begin 
 
      // if overlap top left 
      if( set_pot_b == 0 ) begin 
        pot_data_out[pot_mb_select][0][0] <= data_out_pot[10]; 
        pot_data_out[pot_mb_select][0][1] <= data_out_pot[11]; 
        pot_data_out[pot_mb_select][0][4] <= data_out_pot[14]; 
        pot_data_out[pot_mb_select][0][5] <= data_out_pot[15]; 
      end 
       
      // if overlaop top right 
      if( set_pot_b == 4 ) begin 
        pot_data_out[pot_mb_select][3][2] <= data_out_pot[8]; 
        pot_data_out[pot_mb_select][3][3] <= data_out_pot[9]; 
        pot_data_out[pot_mb_select][3][6] <= data_out_pot[12]; 
        pot_data_out[pot_mb_select][3][7] <= data_out_pot[13]; 
      end 
       
      // if overlap bottom left 
      if( set_pot_b == 20 ) begin 
        pot_data_out[pot_mb_select][12][8] <= data_out_pot[2]; 
        pot_data_out[pot_mb_select][12][9] <= data_out_pot[3]; 
        pot_data_out[pot_mb_select][12][12] <= data_out_pot[6]; 
        pot_data_out[pot_mb_select][12][13] <= data_out_pot[7]; 
      end 
       
      // if overlap bottom right 
      if( set_pot_b == 24 ) begin 
        pot_data_out[pot_mb_select][15][10] <= data_out_pot[0]; 
        pot_data_out[pot_mb_select][15][11] <= data_out_pot[1]; 
        pot_data_out[pot_mb_select][15][14] <= data_out_pot[4]; 
        pot_data_out[pot_mb_select][15][15] <= data_out_pot[5]; 
      end 
       
      // if overlap top 
      if( set_pot_b == 1 | set_pot_b == 2 | set_pot_b == 3 ) begin 
        pot_data_out[pot_mb_select][{2'h0, pot_b_set_column[1:0]}][0] <=  
          data_out_pot[10]; 
        pot_data_out[pot_mb_select][{2'h0, pot_b_set_column[1:0]}][1] <=  
          data_out_pot[11]; 
        pot_data_out[pot_mb_select][{2'h0, pot_b_set_column[1:0]-2'b1}][2] <=  
          data_out_pot[8]; 
        pot_data_out[pot_mb_select][{2'h0, pot_b_set_column[1:0]-2'b1}][3] <=  
          data_out_pot[9]; 
        pot_data_out[pot_mb_select][{2'h0, pot_b_set_column[1:0]}][4] <=  
          data_out_pot[14]; 
        pot_data_out[pot_mb_select][{2'h0, pot_b_set_column[1:0]}][5] <=  
          data_out_pot[15]; 
        pot_data_out[pot_mb_select][{2'h0, pot_b_set_column[1:0]-2'b1}][6] <=  
          data_out_pot[12]; 
        pot_data_out[pot_mb_select][{2'h0, pot_b_set_column[1:0]-2'b1}][7] <=  
          data_out_pot[13]; 
      end 
       
      // if overlap left 
      if( set_pot_b == 5 | set_pot_b == 10 | set_pot_b == 15 ) begin 
        pot_data_out[pot_mb_select][{pot_b_set_row, 2'h0}][0] <=  
          data_out_pot[10]; 
        pot_data_out[pot_mb_select][{pot_b_set_row, 2'h0}][1] <=  
          data_out_pot[11]; 
        pot_data_out[pot_mb_select][{pot_b_set_row, 2'h0}][4] <=  
          data_out_pot[14]; 
        pot_data_out[pot_mb_select][{pot_b_set_row, 2'h0}][5] <=  
          data_out_pot[15]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1, 2'h0}][8] <=  
          data_out_pot[2]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1, 2'h0}][9] <=  
          data_out_pot[3]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1, 2'h0}][12] <=  
          data_out_pot[6]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1, 2'h0}][13] <=  
          data_out_pot[7]; 
      end 
       
      // if overlap right 
      if( set_pot_b == 9 | set_pot_b == 14 | set_pot_b == 19 ) begin 
        pot_data_out[pot_mb_select][{pot_b_set_row, 2'h3}][2] <=  
          data_out_pot[8]; 
        pot_data_out[pot_mb_select][{pot_b_set_row, 2'h3}][3] <=  
          data_out_pot[9]; 
        pot_data_out[pot_mb_select][{pot_b_set_row, 2'h3}][6] <=  
          data_out_pot[12]; 
        pot_data_out[pot_mb_select][{pot_b_set_row, 2'h3}][7] <=  
          data_out_pot[13]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1, 2'h3}][10] <=  
          data_out_pot[0]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1, 2'h3}][11] <=  
          data_out_pot[1]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1, 2'h3}][14] <=  
          data_out_pot[4]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1, 2'h3}][15] <=  
          data_out_pot[5]; 
      end 
       
      // if overlap bottom 
      if( set_pot_b == 21 | set_pot_b == 22 | set_pot_b == 23 ) begin 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]}][8] <=  
          data_out_pot[2]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]}][9] <=  
          data_out_pot[3]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]-2'b1}][10] <=  
          data_out_pot[0]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]-2'b1}][11] <=  
          data_out_pot[1]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]}][12] <=  
          data_out_pot[6]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]}][13] <=  
          data_out_pot[7]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]-2'b1}][14] <=  
          data_out_pot[4]; 
        pot_data_out[pot_mb_select][{2'h3, pot_b_set_column[1:0]-2'b1}][15] <=  
          data_out_pot[5]; 
      end 
       
      // else normal 
      if( set_pot_b > 4 & set_pot_b < 20 & pot_b_set_column != 0 &  
          pot_b_set_column != 4 ) begin 
 
        pot_data_out[pot_mb_select][{pot_b_set_row,  
          pot_b_set_column[1:0]}][0] <= data_out_pot[10]; 
        pot_data_out[pot_mb_select][{pot_b_set_row,  
          pot_b_set_column[1:0]}][1] <= data_out_pot[11]; 
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        pot_data_out[pot_mb_select][{pot_b_set_row,  
          pot_b_set_column[1:0]-2'b1}][2] <= data_out_pot[8]; 
        pot_data_out[pot_mb_select][{pot_b_set_row,  
          pot_b_set_column[1:0]-2'b1}][3] <= data_out_pot[9]; 
        pot_data_out[pot_mb_select][{pot_b_set_row,  
          pot_b_set_column[1:0]}][4] <= data_out_pot[14]; 
        pot_data_out[pot_mb_select][{pot_b_set_row,  
          pot_b_set_column[1:0]}][5] <= data_out_pot[15]; 
        pot_data_out[pot_mb_select][{pot_b_set_row,  
          pot_b_set_column[1:0]-2'b1}][6] <= data_out_pot[12]; 
        pot_data_out[pot_mb_select][{pot_b_set_row,   
          pot_b_set_column[1:0]-2'b1}][7] <= data_out_pot[13]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1,  
          pot_b_set_column[1:0]}][8] <= data_out_pot[2]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1,  
          pot_b_set_column[1:0]}][9] <= data_out_pot[3]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1,  
          pot_b_set_column[1:0]-2'b1}][10] <= data_out_pot[0]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1,  
          pot_b_set_column[1:0]-2'b1}][11] <= data_out_pot[1]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1,  
          pot_b_set_column[1:0]}][12] <= data_out_pot[6]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1,  
          pot_b_set_column[1:0]}][13] <= data_out_pot[7]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1,  
          pot_b_set_column[1:0]-2'b1}][14] <= data_out_pot[4]; 
        pot_data_out[pot_mb_select][{pot_b_set_row-1,  
          pot_b_set_column[1:0]-2'b1}][15] <= data_out_pot[5]; 
      end 
    end 
  end 
 
  // if PCT is active 
  if( pct_on == 1'b1 ) begin 
    data_in_pct[0] <= pot_data_out[~pot_mb_select][get_pct_b][0]; 
    data_in_pct[1] <= pot_data_out[~pot_mb_select][get_pct_b][1]; 
    data_in_pct[2] <= pot_data_out[~pot_mb_select][get_pct_b][2]; 
    data_in_pct[3] <= pot_data_out[~pot_mb_select][get_pct_b][3]; 
    data_in_pct[4] <= pot_data_out[~pot_mb_select][get_pct_b][4]; 
    data_in_pct[5] <= pot_data_out[~pot_mb_select][get_pct_b][5]; 
    data_in_pct[6] <= pot_data_out[~pot_mb_select][get_pct_b][6]; 
    data_in_pct[7] <= pot_data_out[~pot_mb_select][get_pct_b][7]; 
    data_in_pct[8] <= pot_data_out[~pot_mb_select][get_pct_b][8]; 
    data_in_pct[9] <= pot_data_out[~pot_mb_select][get_pct_b][9]; 
    data_in_pct[10] <= pot_data_out[~pot_mb_select][get_pct_b][10]; 
    data_in_pct[11] <= pot_data_out[~pot_mb_select][get_pct_b][11]; 
    data_in_pct[12] <= pot_data_out[~pot_mb_select][get_pct_b][12]; 
    data_in_pct[13] <= pot_data_out[~pot_mb_select][get_pct_b][13]; 
    data_in_pct[14] <= pot_data_out[~pot_mb_select][get_pct_b][14]; 
    data_in_pct[15] <= pot_data_out[~pot_mb_select][get_pct_b][15]; 
  end 
 
  // if data is coming out of PCT 
  if( data_out_pct_valid == 1'b1 ) begin 
     
    pct_hp_wren[pct_mb_set_row] <= 1'b1; 
    pct_dclp_wren[pct_mb_set_row] <= 16'b1 << set_pct_b; 
     
    pct_dclp_wr_addr[pct_mb_set_row][set_pct_b]  <= pct_mb_set_column; 
    pct_dclp_data_in[set_pct_b]  <= data_out_pct[0]; 
     
    pct_hp_wr_addr[pct_mb_set_row] <= {pct_mb_set_column,set_pct_b}; 
 
    pct_hp_data_in[1]  <= data_out_pct[1]; 
    pct_hp_data_in[2]  <= data_out_pct[2]; 
    pct_hp_data_in[3]  <= data_out_pct[3]; 
    pct_hp_data_in[4]  <= data_out_pct[4]; 
    pct_hp_data_in[5]  <= data_out_pct[5]; 
    pct_hp_data_in[6]  <= data_out_pct[6]; 
    pct_hp_data_in[7]  <= data_out_pct[7]; 
    pct_hp_data_in[8]  <= data_out_pct[8]; 
    pct_hp_data_in[9]  <= data_out_pct[9]; 
    pct_hp_data_in[10] <= data_out_pct[10]; 
    pct_hp_data_in[11] <= data_out_pct[11]; 
    pct_hp_data_in[12] <= data_out_pct[12]; 
    pct_hp_data_in[13] <= data_out_pct[13]; 
    pct_hp_data_in[14] <= data_out_pct[14]; 
    pct_hp_data_in[15] <= data_out_pct[15]; 
  end 
 
  // if POT2 is active 
  if( pot2_on == 1'b1 ) begin 
     
    // Send data to POT2 transforms 
     
    // Set address to get data from RAM 
    // if top left corner 
    if( pot2_overlap_count == 0 ) begin 
 
      pct_dclp_rd_addr[0][0] <= 9'b0; 
       
    end 
     
    // if top right corner 
    if( pot2_overlap_count == mb_width ) begin 
 
      pct_dclp_rd_addr[0][1] <= mb_width_minus_1; 
       
    end 
     
    // if bottom left corner 
    if( pot2_overlap_count == mb_overlap_bottom_left ) begin 
       
      if( pot2_overlap_get_row != 0 ) begin 
        pct_dclp_rd_addr[pot2_overlap_get_row-1][2] <= 9'b0; 
      end else begin 
        pct_dclp_rd_addr[pot2_overlap_get_row-1][2] <= 9'b0; 
      end 
    end 
     
    // if bottom right corner 
    if( pot2_overlap_count == last_overlap_mblock ) begin 
       
      if( pot2_overlap_get_row != 0 ) begin 
        pct_dclp_rd_addr[pot2_overlap_get_row-1][3] <= mb_width_minus_1; 
      end else begin 
        pct_dclp_rd_addr[3][3] <= mb_width_minus_1; 
      end 
    end 
     
    // if top 
    if( pot2_overlap_count > 0 & pot2_overlap_count < mb_width ) begin 
       
      pct_dclp_rd_addr[0][0] <= pot2_overlap_get_column; 
      pct_dclp_rd_addr[0][1] <= pot2_overlap_get_column-9'b1; 
       
    end 
     
    // if left 
    if( pot2_overlap_get_column == 0 &  
        pot2_overlap_count != 0 &  
        pot2_overlap_count != mb_overlap_bottom_left ) begin 
       
      pct_dclp_rd_addr[pot2_overlap_get_row][0] <= 9'b0; 
      if( pot2_overlap_get_row != 0 ) begin 
        pct_dclp_rd_addr[pot2_overlap_get_row-1][2] <= 9'b0; 
      end else begin 
        pct_dclp_rd_addr[3][2] <= 9'b0; 
      end 
    end 
     
    // if right 
    if( pot2_overlap_get_column == mb_width &  
        pot2_overlap_count != mb_width &  
        pot2_overlap_count != last_overlap_mblock ) begin 
       
      pct_dclp_rd_addr[pot2_overlap_get_row][1] <= mb_width_minus_1; 
      if( pot2_overlap_get_row != 0 ) begin 
        pct_dclp_rd_addr[pot2_overlap_get_row-1][3] <= mb_width_minus_1; 
      end else begin 
        pct_dclp_rd_addr[3][3] <= mb_width_minus_1; 
      end 
       
    end 
     
    // if bottom 
    if( pot2_overlap_count > mb_overlap_bottom_left &  
        pot2_overlap_count < last_overlap_mblock ) begin 
       
      if( pot2_overlap_get_row != 0 ) begin 
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        pct_dclp_rd_addr[pot2_overlap_get_row-1][2] <= 
pot2_overlap_get_column; 
        pct_dclp_rd_addr[pot2_overlap_get_row-1][3] <=  
          pot2_overlap_get_column-9'b1; 
      end else begin 
        pct_dclp_rd_addr[3][2] <= pot2_overlap_get_column; 
        pct_dclp_rd_addr[3][3] <= pot2_overlap_get_column-9'b1; 
      end 
    end 
     
    // else normal 
    if( pot2_overlap_count > mb_width &  
        pot2_overlap_count < mb_overlap_bottom_left &  
        pot2_overlap_get_column != 0  &  
        pot2_overlap_get_column != mb_width ) begin 
       
      pct_dclp_rd_addr[pot2_overlap_get_row][0] <= pot2_overlap_get_column; 
      pct_dclp_rd_addr[pot2_overlap_get_row][1] <=  
        pot2_overlap_get_column-9'b1; 
      if( pot2_overlap_get_row != 0 ) begin 
        pct_dclp_rd_addr[pot2_overlap_get_row-1][2] <= 
pot2_overlap_get_column; 
        pct_dclp_rd_addr[pot2_overlap_get_row-1][3] <=  
          pot2_overlap_get_column-9'b1; 
      end else begin 
        pct_dclp_rd_addr[3][2] <= pot2_overlap_get_column; 
        pct_dclp_rd_addr[3][3] <= pot2_overlap_get_column-9'b1; 
      end 
    end 
 
    // Take data coming from RAM and direct accordingly into POT2 transforms 
    // if top left corner 
    if( pot2_overlap_count_r2 == 0 ) begin 
 
      data_in_pot2[0] <= pct_dclp_data_out[0][0]; 
      data_in_pot2[1] <= pct_dclp_data_out[0][1]; 
      data_in_pot2[2] <= pct_dclp_data_out[0][4]; 
      data_in_pot2[3] <= pct_dclp_data_out[0][5]; 
       
    end 
     
    // if top right corner 
    if( pot2_overlap_count_r2 == mb_width ) begin 
 
      data_in_pot2[0] <= pct_dclp_data_out[0][2]; 
      data_in_pot2[1] <= pct_dclp_data_out[0][3]; 
      data_in_pot2[2] <= pct_dclp_data_out[0][6]; 
      data_in_pot2[3] <= pct_dclp_data_out[0][7]; 
       
    end 
     
    // if bottom left corner 
    if( pot2_overlap_count_r2 == mb_overlap_bottom_left ) begin 
       
      if( pot2_overlap_get_row_r2 != 0 ) begin 
        data_in_pot2[0] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][8]; 
        data_in_pot2[1] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][9]; 
        data_in_pot2[2] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][12]; 
        data_in_pot2[3] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][13]; 
      end else begin 
        data_in_pot2[0] <= pct_dclp_data_out[3][8]; 
        data_in_pot2[1] <= pct_dclp_data_out[3][9]; 
        data_in_pot2[2] <= pct_dclp_data_out[3][12]; 
        data_in_pot2[3] <= pct_dclp_data_out[3][13]; 
      end 
    end 
     
    // if bottom right corner 
    if( pot2_overlap_count_r2 == last_overlap_mblock ) begin 
       
      if( pot2_overlap_get_row_r2 != 0 ) begin 
        data_in_pot2[0] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][10]; 
        data_in_pot2[1] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][11]; 
        data_in_pot2[2] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][14]; 
        data_in_pot2[3] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][15]; 
      end else begin 
        data_in_pot2[0] <= pct_dclp_data_out[3][10]; 
        data_in_pot2[1] <= pct_dclp_data_out[3][11]; 
        data_in_pot2[2] <= pct_dclp_data_out[3][14]; 
        data_in_pot2[3] <= pct_dclp_data_out[3][15]; 
      end 
    end 
     
    // if top 
    if( pot2_overlap_count_r2 > 0 & pot2_overlap_count_r2 < mb_width ) begin 
       
      data_in_pot2[0] <= pct_dclp_data_out[0][2]; 
      data_in_pot2[1] <= pct_dclp_data_out[0][3]; 
      data_in_pot2[2] <= pct_dclp_data_out[0][0]; 
      data_in_pot2[3] <= pct_dclp_data_out[0][1]; 
      data_in_pot2[4] <= pct_dclp_data_out[0][6]; 
      data_in_pot2[5] <= pct_dclp_data_out[0][7]; 
      data_in_pot2[6] <= pct_dclp_data_out[0][4]; 
      data_in_pot2[7] <= pct_dclp_data_out[0][5]; 
       
    end 
     
    // if left 
    if( pot2_overlap_get_column_r2 == 0 &  
        pot2_overlap_count_r2 != 0 &  
        pot2_overlap_count_r2 != mb_overlap_bottom_left ) begin 
       
      if( pot2_overlap_get_row_r2 != 0 ) begin 
        data_in_pot2[0] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][8]; 
        data_in_pot2[1] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][12]; 
        data_in_pot2[4] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][9]; 
        data_in_pot2[5] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][13]; 
      end else begin 
        data_in_pot2[0] <= pct_dclp_data_out[3][8]; 
        data_in_pot2[1] <= pct_dclp_data_out[3][12]; 
        data_in_pot2[4] <= pct_dclp_data_out[3][9]; 
        data_in_pot2[5] <= pct_dclp_data_out[3][13]; 
      end 
      data_in_pot2[2] <= pct_dclp_data_out[pot2_overlap_get_row_r2][0]; 
      data_in_pot2[3] <= pct_dclp_data_out[pot2_overlap_get_row_r2][4]; 
      data_in_pot2[6] <= pct_dclp_data_out[pot2_overlap_get_row_r2][1]; 
      data_in_pot2[7] <= pct_dclp_data_out[pot2_overlap_get_row_r2][5]; 
       
    end 
     
    // if right 
    if( pot2_overlap_get_column_r2 == mb_width &  
        pot2_overlap_count_r2 != mb_width &  
        pot2_overlap_count_r2 != last_overlap_mblock ) begin 
       
      if( pot2_overlap_get_row_r2 != 0 ) begin 
        data_in_pot2[0] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][10]; 
        data_in_pot2[1] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][14]; 
        data_in_pot2[4] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][11]; 
        data_in_pot2[5] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][15]; 
      end else begin 
        data_in_pot2[0] <= pct_dclp_data_out[3][10]; 
        data_in_pot2[1] <= pct_dclp_data_out[3][14]; 
        data_in_pot2[4] <= pct_dclp_data_out[3][11]; 
        data_in_pot2[5] <= pct_dclp_data_out[3][15]; 
      end 
      data_in_pot2[2] <= pct_dclp_data_out[pot2_overlap_get_row_r2][2]; 
      data_in_pot2[3] <= pct_dclp_data_out[pot2_overlap_get_row_r2][6]; 
      data_in_pot2[6] <= pct_dclp_data_out[pot2_overlap_get_row_r2][3]; 
      data_in_pot2[7] <= pct_dclp_data_out[pot2_overlap_get_row_r2][7]; 
       
    end 
     
    // if bottom 
    if( pot2_overlap_count_r2 > mb_overlap_bottom_left &  
      pot2_overlap_count_r2 < last_overlap_mblock ) begin 
       
      if( pot2_overlap_get_row_r2 != 0 ) begin 
        data_in_pot2[0] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][10]; 
        data_in_pot2[1] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][11]; 
        data_in_pot2[2] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][8]; 
        data_in_pot2[3] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][9]; 
        data_in_pot2[4] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][14]; 
        data_in_pot2[5] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][15]; 
        data_in_pot2[6] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][12]; 
        data_in_pot2[7] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][13]; 
      end else begin 
        data_in_pot2[0] <= pct_dclp_data_out[3][10]; 
        data_in_pot2[1] <= pct_dclp_data_out[3][11]; 
        data_in_pot2[2] <= pct_dclp_data_out[3][8]; 
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        data_in_pot2[3] <= pct_dclp_data_out[3][9]; 
        data_in_pot2[4] <= pct_dclp_data_out[3][14]; 
        data_in_pot2[5] <= pct_dclp_data_out[3][15]; 
        data_in_pot2[6] <= pct_dclp_data_out[3][12]; 
        data_in_pot2[7] <= pct_dclp_data_out[3][13]; 
      end 
    end 
     
    // else normal 
    if( pot2_overlap_count_r2 > mb_width &  
        pot2_overlap_count_r2 < mb_overlap_bottom_left &  
        pot2_overlap_get_column_r2 != 0  &  
        pot2_overlap_get_column_r2 != mb_width ) begin 
       
      if( pot2_overlap_get_row_r2 != 0 ) begin 
        data_in_pot2[0] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][10]; 
        data_in_pot2[1] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][11]; 
        data_in_pot2[2] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][8]; 
        data_in_pot2[3] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][9]; 
        data_in_pot2[4] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][14]; 
        data_in_pot2[5] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][15]; 
        data_in_pot2[6] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][12]; 
        data_in_pot2[7] <= pct_dclp_data_out[pot2_overlap_get_row_r2-1][13]; 
      end else begin 
        data_in_pot2[0] <= pct_dclp_data_out[3][10]; 
        data_in_pot2[1] <= pct_dclp_data_out[3][11]; 
        data_in_pot2[2] <= pct_dclp_data_out[3][8]; 
        data_in_pot2[3] <= pct_dclp_data_out[3][9]; 
        data_in_pot2[4] <= pct_dclp_data_out[3][14]; 
        data_in_pot2[5] <= pct_dclp_data_out[3][15]; 
        data_in_pot2[6] <= pct_dclp_data_out[3][12]; 
        data_in_pot2[7] <= pct_dclp_data_out[3][13]; 
      end 
      data_in_pot2[8] <= pct_dclp_data_out[pot2_overlap_get_row_r2][2]; 
      data_in_pot2[9] <= pct_dclp_data_out[pot2_overlap_get_row_r2][3]; 
      data_in_pot2[10] <= pct_dclp_data_out[pot2_overlap_get_row_r2][0]; 
      data_in_pot2[11] <= pct_dclp_data_out[pot2_overlap_get_row_r2][1]; 
      data_in_pot2[12] <= pct_dclp_data_out[pot2_overlap_get_row_r2][6]; 
      data_in_pot2[13] <= pct_dclp_data_out[pot2_overlap_get_row_r2][7]; 
      data_in_pot2[14] <= pct_dclp_data_out[pot2_overlap_get_row_r2][4]; 
      data_in_pot2[15] <= pct_dclp_data_out[pot2_overlap_get_row_r2][5]; 
    end 
  end 
 
  // if data is coming out of POT2 
  if( data_out_pot2_valid == 1'b1 ) begin 
    if( set_pot2_mb == 18'b0 ) begin 
 
      pot2_dclp_wren[0] <= 4'b0001; 
       
      pot2_dclp_wr_addr[0][0] <= 9'b0; 
       
      pot2_dclp_data_in[0] <= pot2_pass_through_buffer[0][POT_DELAY]; 
      pot2_dclp_data_in[1] <= pot2_pass_through_buffer[1][POT_DELAY]; 
      pot2_dclp_data_in[4] <= pot2_pass_through_buffer[2][POT_DELAY]; 
      pot2_dclp_data_in[5] <= pot2_pass_through_buffer[3][POT_DELAY]; 
       
    end 
     
    // if top right corner 
    if( set_pot2_mb == mb_width ) begin 
 
      pot2_dclp_wren[0] <= 4'b0010; 
       
      pot2_dclp_wr_addr[0][1] <= mb_width_minus_1; 
       
      pot2_dclp_data_in[2] <= pot2_pass_through_buffer[0][POT_DELAY]; 
      pot2_dclp_data_in[3] <= pot2_pass_through_buffer[1][POT_DELAY]; 
      pot2_dclp_data_in[6] <= pot2_pass_through_buffer[2][POT_DELAY]; 
      pot2_dclp_data_in[7] <= pot2_pass_through_buffer[3][POT_DELAY]; 
       
    end 
     
    // if bottom left corner 
    if( set_pot2_mb == mb_overlap_bottom_left ) begin 
       
      pot2_dclp_wren[pot2_overlap_set_row-1] <= 4'b0100; 
       
      pot2_dclp_wr_addr[pot2_overlap_set_row-1][2] <= 9'b0; 
       
      pot2_dclp_data_in[8] <= pot2_pass_through_buffer[0][POT_DELAY]; 
      pot2_dclp_data_in[9] <= pot2_pass_through_buffer[1][POT_DELAY]; 
      pot2_dclp_data_in[12] <= pot2_pass_through_buffer[2][POT_DELAY]; 
      pot2_dclp_data_in[13] <= pot2_pass_through_buffer[3][POT_DELAY]; 
       
    end 
     
    // if bottom right corner 
    if( set_pot2_mb == last_overlap_mblock ) begin 
       
      pot2_dclp_wren[pot2_overlap_set_row-1] <= 4'b1000; 
       
      pot2_dclp_wr_addr[pot2_overlap_set_row-1][3] <= mb_width_minus_1; 
       
      pot2_dclp_data_in[10] <= pot2_pass_through_buffer[0][POT_DELAY]; 
      pot2_dclp_data_in[11] <= pot2_pass_through_buffer[1][POT_DELAY]; 
      pot2_dclp_data_in[14] <= pot2_pass_through_buffer[2][POT_DELAY]; 
      pot2_dclp_data_in[15] <= pot2_pass_through_buffer[3][POT_DELAY]; 
       
    end 
     
    // if top 
    if( set_pot2_mb > 0 & set_pot2_mb < mb_width ) begin 
       
      pot2_dclp_wren[0] <= 4'b0011; 
       
      pot2_dclp_wr_addr[0][0] <= pot2_overlap_set_column; 
      pot2_dclp_wr_addr[0][1] <= pot2_overlap_set_column-9'b1; 
       
      pot2_dclp_data_in[2] <= data_out_pot2[16]; 
      pot2_dclp_data_in[3] <= data_out_pot2[17]; 
      pot2_dclp_data_in[0] <= data_out_pot2[18]; 
      pot2_dclp_data_in[1] <= data_out_pot2[19]; 
      pot2_dclp_data_in[6] <= data_out_pot2[20]; 
      pot2_dclp_data_in[7] <= data_out_pot2[21]; 
      pot2_dclp_data_in[4] <= data_out_pot2[22]; 
      pot2_dclp_data_in[5] <= data_out_pot2[23]; 
       
    end 
     
    // if left 
    if( pot2_overlap_set_column == 0 &  
        set_pot2_mb != 0 &  
        set_pot2_mb != mb_overlap_bottom_left ) begin 
       
      pot2_dclp_wren[pot2_overlap_set_row-1] <= 4'b0100; 
      pot2_dclp_wren[pot2_overlap_set_row] <= 4'b0001; 
 
      pot2_dclp_wr_addr[pot2_overlap_set_row][0] <= 9'b0; 
      pot2_dclp_wr_addr[pot2_overlap_set_row-1][2] <= 9'b0; 
       
      pot2_dclp_data_in[8] <= data_out_pot2[16]; 
      pot2_dclp_data_in[12] <= data_out_pot2[17]; 
      pot2_dclp_data_in[0] <= data_out_pot2[18]; 
      pot2_dclp_data_in[4] <= data_out_pot2[19]; 
      pot2_dclp_data_in[9] <= data_out_pot2[20]; 
      pot2_dclp_data_in[13] <= data_out_pot2[21]; 
      pot2_dclp_data_in[1] <= data_out_pot2[22]; 
      pot2_dclp_data_in[5] <= data_out_pot2[23]; 
       
    end 
     
    // if right 
    if( pot2_overlap_set_column == mb_width &  
        set_pot2_mb != mb_width &  
        set_pot2_mb != last_overlap_mblock ) begin 
       
      pot2_dclp_wren[pot2_overlap_set_row-1] <= 4'b1000; 
      pot2_dclp_wren[pot2_overlap_set_row] <= 4'b0010; 
       
      pot2_dclp_wr_addr[pot2_overlap_set_row][1] <= mb_width_minus_1; 
      pot2_dclp_wr_addr[pot2_overlap_set_row-1][3] <= mb_width_minus_1; 
       
      pot2_dclp_data_in[10] <= data_out_pot2[16]; 
      pot2_dclp_data_in[14] <= data_out_pot2[17]; 
      pot2_dclp_data_in[2] <= data_out_pot2[18]; 
      pot2_dclp_data_in[6] <= data_out_pot2[19]; 
      pot2_dclp_data_in[11] <= data_out_pot2[20]; 
      pot2_dclp_data_in[15] <= data_out_pot2[21]; 
      pot2_dclp_data_in[3] <= data_out_pot2[22]; 
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      pot2_dclp_data_in[7] <= data_out_pot2[23]; 
       
    end 
     
    // if bottom 
    if( set_pot2_mb > mb_overlap_bottom_left &  
        set_pot2_mb < last_overlap_mblock ) begin 
       
      pot2_dclp_wren[pot2_overlap_set_row-1] <= 4'b1100; 
       
      pot2_dclp_wr_addr[pot2_overlap_set_row-1][2] <= 
pot2_overlap_set_column; 
      pot2_dclp_wr_addr[pot2_overlap_set_row-1][3] <=  
        pot2_overlap_set_column-9'b1; 
       
      pot2_dclp_data_in[10] <= data_out_pot2[16]; 
      pot2_dclp_data_in[11] <= data_out_pot2[17]; 
      pot2_dclp_data_in[8] <= data_out_pot2[18]; 
      pot2_dclp_data_in[9] <= data_out_pot2[19]; 
      pot2_dclp_data_in[14] <= data_out_pot2[20]; 
      pot2_dclp_data_in[15] <= data_out_pot2[21]; 
      pot2_dclp_data_in[12] <= data_out_pot2[22]; 
      pot2_dclp_data_in[13] <= data_out_pot2[23]; 
       
    end 
     
    // else normal 
    if( set_pot2_mb > mb_width &  
        set_pot2_mb < mb_overlap_bottom_left &  
        pot2_overlap_set_column != 0  &  
        pot2_overlap_set_column != mb_width ) begin 
       
      pot2_dclp_wren[pot2_overlap_set_row-1] <= 4'b1100; 
      pot2_dclp_wren[pot2_overlap_set_row] <= 4'b0011; 
 
      pot2_dclp_wr_addr[pot2_overlap_set_row][0] <= 
pot2_overlap_set_column; 
      pot2_dclp_wr_addr[pot2_overlap_set_row][1] <=  
        pot2_overlap_set_column-9'b1; 
      pot2_dclp_wr_addr[pot2_overlap_set_row-1][2] <= 
pot2_overlap_set_column; 
      pot2_dclp_wr_addr[pot2_overlap_set_row-1][3] <=  
        pot2_overlap_set_column-9'b1; 
       
      pot2_dclp_data_in[10] <= data_out_pot2[0]; 
      pot2_dclp_data_in[11] <= data_out_pot2[1]; 
      pot2_dclp_data_in[8] <= data_out_pot2[2]; 
      pot2_dclp_data_in[9] <= data_out_pot2[3]; 
      pot2_dclp_data_in[14] <= data_out_pot2[4]; 
      pot2_dclp_data_in[15] <= data_out_pot2[5]; 
      pot2_dclp_data_in[12] <= data_out_pot2[6]; 
      pot2_dclp_data_in[13] <= data_out_pot2[7]; 
      pot2_dclp_data_in[2] <= data_out_pot2[8]; 
      pot2_dclp_data_in[3] <= data_out_pot2[9]; 
      pot2_dclp_data_in[0] <= data_out_pot2[10]; 
      pot2_dclp_data_in[1] <= data_out_pot2[11]; 
      pot2_dclp_data_in[6] <= data_out_pot2[12]; 
      pot2_dclp_data_in[7] <= data_out_pot2[13]; 
      pot2_dclp_data_in[4] <= data_out_pot2[14]; 
      pot2_dclp_data_in[5] <= data_out_pot2[15]; 
 
    end 
  end 
 
  // if PCT2 is active 
  if( pct2_on == 1'b1 ) begin 
 
    pot2_dclp_rd_addr[pct2_mb_get_row] <= pct2_mb_get_column; 
 
    data_in_pct2[0] <= pot2_dclp_data_out[pct2_mb_get_row_r2][0]; 
    data_in_pct2[1] <= pot2_dclp_data_out[pct2_mb_get_row_r2][1]; 
    data_in_pct2[2] <= pot2_dclp_data_out[pct2_mb_get_row_r2][2]; 
    data_in_pct2[3] <= pot2_dclp_data_out[pct2_mb_get_row_r2][3]; 
    data_in_pct2[4] <= pot2_dclp_data_out[pct2_mb_get_row_r2][4]; 
    data_in_pct2[5] <= pot2_dclp_data_out[pct2_mb_get_row_r2][5]; 
    data_in_pct2[6] <= pot2_dclp_data_out[pct2_mb_get_row_r2][6]; 
    data_in_pct2[7] <= pot2_dclp_data_out[pct2_mb_get_row_r2][7]; 
    data_in_pct2[8] <= pot2_dclp_data_out[pct2_mb_get_row_r2][8]; 
    data_in_pct2[9] <= pot2_dclp_data_out[pct2_mb_get_row_r2][9]; 
    data_in_pct2[10] <= pot2_dclp_data_out[pct2_mb_get_row_r2][10]; 
    data_in_pct2[11] <= pot2_dclp_data_out[pct2_mb_get_row_r2][11]; 
    data_in_pct2[12] <= pot2_dclp_data_out[pct2_mb_get_row_r2][12]; 
    data_in_pct2[13] <= pot2_dclp_data_out[pct2_mb_get_row_r2][13]; 
    data_in_pct2[14] <= pot2_dclp_data_out[pct2_mb_get_row_r2][14]; 
    data_in_pct2[15] <= pot2_dclp_data_out[pct2_mb_get_row_r2][15]; 
      
  end 
 
  // if data is coming out of PCT 
  if( data_out_pct2_valid == 1'b1 ) begin 
     
    pct2_dclp_wren[pct2_set_row] <= 1'b1; 
     
    pct2_dclp_wr_addr[pct2_set_row] <= pct2_set_column; 
 
    pct2_dclp_data_in[0]  <= data_out_pct2[0]; 
    pct2_dclp_data_in[1]  <= data_out_pct2[1]; 
    pct2_dclp_data_in[2]  <= data_out_pct2[2]; 
    pct2_dclp_data_in[3]  <= data_out_pct2[3]; 
    pct2_dclp_data_in[4]  <= data_out_pct2[4]; 
    pct2_dclp_data_in[5]  <= data_out_pct2[5]; 
    pct2_dclp_data_in[6]  <= data_out_pct2[6]; 
    pct2_dclp_data_in[7]  <= data_out_pct2[7]; 
    pct2_dclp_data_in[8]  <= data_out_pct2[8]; 
    pct2_dclp_data_in[9]  <= data_out_pct2[9]; 
    pct2_dclp_data_in[10] <= data_out_pct2[10]; 
    pct2_dclp_data_in[11] <= data_out_pct2[11]; 
    pct2_dclp_data_in[12] <= data_out_pct2[12]; 
    pct2_dclp_data_in[13] <= data_out_pct2[13]; 
    pct2_dclp_data_in[14] <= data_out_pct2[14]; 
    pct2_dclp_data_in[15] <= data_out_pct2[15]; 
  end 
 
  // if in reset, clear registers 
  if( !reset ) begin 
    data_out[15:0]    <= 16'b0; 
    data_out[31:16]   <= 16'b0; 
    data_out[47:32]   <= 16'b0; 
    data_out[63:48]   <= 16'b0; 
    data_out[79:64]   <= 16'b0; 
    data_out[95:80]   <= 16'b0; 
    data_out[111:96]  <= 16'b0; 
    data_out[127:112] <= 16'b0; 
    data_out[143:128] <= 16'b0; 
    data_out[159:144] <= 16'b0; 
    data_out[175:160] <= 16'b0; 
    data_out[191:176] <= 16'b0; 
    data_out[207:192] <= 16'b0; 
    data_out[223:208] <= 16'b0; 
    data_out[239:224] <= 16'b0; 
    data_out[255:240] <= 16'b0; 
  end else begin 
 
    send_data_r1 <= send_data; 
    send_data_r2 <= send_data_r1; 
    //send_data_r3 <= send_data_r2; 
     
    send_block_r1 <= send_block; 
    send_block_r2 <= send_block_r1; 
    //send_block_r3 <= send_block_r2; 
     
    send_mblock_row_r1 <= send_mblock_row; 
    send_mblock_row_r2 <= send_mblock_row_r1; 
    //send_mblock_row_r3 <= send_mblock_row_r2; 
 
    // if data is requested by the quantizer 
    if( send_data == 1'b1 ) begin 
 
      pct2_dclp_rd_addr[send_mblock_row][send_block] <= 
send_mblock_column; 
      pct_hp_rd_addr[send_mblock_row] <= {send_mblock_column, 
send_block}; 
 
    end 
 
    // if data was requested by the quantizer 
    if( send_data_r2 == 1'b1 ) begin 
         
      data_out[15:0]    <=  
        pct2_dclp_data_out[send_mblock_row_r2][send_block_r2]; 
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      data_out[31:16]   <= pct_hp_data_out[send_mblock_row_r2][1]; 
      data_out[47:32]   <= pct_hp_data_out[send_mblock_row_r2][2]; 
      data_out[63:48]   <= pct_hp_data_out[send_mblock_row_r2][3]; 
      data_out[79:64]   <= pct_hp_data_out[send_mblock_row_r2][4]; 
      data_out[95:80]   <= pct_hp_data_out[send_mblock_row_r2][5]; 
      data_out[111:96]  <= pct_hp_data_out[send_mblock_row_r2][6]; 
      data_out[127:112] <= pct_hp_data_out[send_mblock_row_r2][7]; 
      data_out[143:128] <= pct_hp_data_out[send_mblock_row_r2][8]; 
      data_out[159:144] <= pct_hp_data_out[send_mblock_row_r2][9]; 
      data_out[175:160] <= pct_hp_data_out[send_mblock_row_r2][10]; 
      data_out[191:176] <= pct_hp_data_out[send_mblock_row_r2][11]; 
      data_out[207:192] <= pct_hp_data_out[send_mblock_row_r2][12]; 
      data_out[223:208] <= pct_hp_data_out[send_mblock_row_r2][13]; 
      data_out[239:224] <= pct_hp_data_out[send_mblock_row_r2][14]; 
      data_out[255:240] <= pct_hp_data_out[send_mblock_row_r2][15]; 
    end 




// Create a buffered pipeline to keep track of which (macro)block is produced  
// at output of transforms 
 
generate 
  genvar i; 
   
  for( i = 0; i <= POT_DELAY+1; i = i + 1 ) begin : 
POT_BLOCK_DATA_OUT_BUFFER 
 
    if( i == 0 ) begin 
      ff_1_bit pot_block_info_buffer_in( 
        .clock(clk), 
        .sclr(!reset), 
        .data(pot_toggle_bit), 
        .q(pot_block_info_buffer[i]) 
      ); 
    end else begin 
      ff_1_bit pot_block_info_buffer_pipeline( 
        .clock(clk), 
        .sclr(!reset), 
        .data(pot_block_info_buffer[i-1]), 
        .q(pot_block_info_buffer[i]) 
      ); 
    end 
  end 
 
  for( i = 0; i <= POT_DELAY+1; i = i + 1 ) begin : 
POT2_BLOCK_DATA_OUT_BUFFER 
 
    if( i == 0 ) begin 
      ff_1_bit pot2_block_info_buffer_in( 
        .clock(clk), 
        .sclr(!reset), 
        .data(pot2_toggle_bit), 
        .q(pot2_block_info_buffer[i]) 
      ); 
    end else begin 
      ff_1_bit pot2_block_info_buffer_pipeline( 
        .clock(clk), 
        .sclr(!reset), 
        .data(pot2_block_info_buffer[i-1]), 
        .q(pot2_block_info_buffer[i]) 
      ); 
    end 
  end 
 
  for( i = 0; i <= PCT_DELAY; i = i + 1 ) begin : 
PCT_BLOCK_DATA_OUT_BUFFER 
 
    if( i == 0 ) begin 
      ff_1_bit pct_block_info_buffer_in( 
        .clock(clk), 
        .sclr(!reset), 
        .data(pct_toggle_bit), 
        .q(pct_block_info_buffer[i]) 
      ); 
    end else begin 
      ff_1_bit pct_block_info_buffer_pipeline( 
        .clock(clk), 
        .sclr(!reset), 
        .data(pct_block_info_buffer[i-1]), 
        .q(pct_block_info_buffer[i]) 
      ); 
    end 
  end 
 
  for( i = 0; i <= PCT_DELAY; i = i + 1 ) begin : 
PCT2_BLOCK_DATA_OUT_BUFFER 
 
    if( i == 0 ) begin 
      ff_1_bit pct2_block_info_buffer_in( 
        .clock(clk), 
        .sclr(!reset), 
        .data(pct2_toggle_bit), 
        .q(pct2_block_info_buffer[i]) 
      ); 
    end else begin 
      ff_1_bit pct2_block_info_buffer_pipeline( 
        .clock(clk), 
        .sclr(!reset), 
        .data(pct2_block_info_buffer[i-1]), 
        .q(pct2_block_info_buffer[i]) 
      ); 
    end 













// File: predict_16x16.v 
//  
// Description: Takes a macroblock of data in block by block from each color  
//              channel and determines prediction direction and values 
// 
// Created: 06/24/2008 
//  




module predict_16x16 ( 
  // inputs 
  input wire clk,                      // input clock 
  input wire reset,                    // synchronous reset 
  input wire data_in_valid,            // start quant signal 
  input wire [9:0]mblock_height,       // tile height in macroblocks 
  input wire [8:0]mblock_width,        // tile width in macroblocks 
  input wire [15:0]y_0,                // y DC or LP coefficient 
  input wire [15:0]y_1,                // 0th y coefficient 
  input wire [15:0]y_2,                // 1st y coefficient 
  input wire [15:0]y_3,                // 2nd y coefficient 
  input wire [15:0]y_4,                // 3rd y coefficient 
  input wire [15:0]y_8,                // 4th y coefficient 
  input wire [15:0]y_12,               // 5th y coefficient 
  input wire [15:0]u_0,                // u DC or LP coefficient 
  input wire [15:0]u_1,                // 0th u coefficient 
  input wire [15:0]u_2,                // 1st u coefficient 
  input wire [15:0]u_3,                // 2nd u coefficient 
  input wire [15:0]u_4,                // 3rd u coefficient 
  input wire [15:0]u_8,                // 4th u coefficient 
  input wire [15:0]u_12,               // 5th u coefficient 
  input wire [15:0]v_0,                // v DC or LP coefficient 
  input wire [15:0]v_1,                // 0th v coefficient 
  input wire [15:0]v_2,                // 1st v coefficient 
  input wire [15:0]v_3,                // 2nd v coefficient 
  input wire [15:0]v_4,                // 3rd v coefficient 
  input wire [15:0]v_8,                // 4th v coefficient 
  input wire [15:0]v_12,               // 5th v coefficient 
 
  // outputs 
  output reg [111:0]y_out,             // predicted y values 
  output reg [111:0]u_out,             // predicted u values 
  output reg [111:0]v_out,             // predicted v values 
  output wire hp_vertical_scan,        // predict direction is vertical boolean 




// signal declarations 
 
// position trackers 
reg [9:0] mb_row; 
reg [8:0] mb_column; 
reg [3:0] block_position; 
 
// dc relative values 
reg [15:0] dc_top_left_y, dc_top_y, dc_left_y; 
reg [15:0] dc_top_left_u, dc_top_u, dc_left_u; 
reg [15:0] dc_top_left_v, dc_top_v, dc_left_v; 
 
// dc in/out buffers 
reg [15:0] dc_y_top_in, dc_u_top_in, dc_v_top_in; 
wire [15:0] dc_y_top_out, dc_u_top_out, dc_v_top_out; 
 
reg [15:0] dc_y_left_in, dc_u_left_in, dc_v_left_in; 
wire [15:0] dc_y_left_out, dc_u_left_out, dc_v_left_out; 
 
// buffers to accumulate LP and HP data as it arrives 
reg [15:0] lp_left_buffer [0:2][0:2]; 
reg [15:0] lp_next_left_buffer [0:2][0:2]; 
reg [15:0] hp_buffer [0:2][0:14][0:5]; 
 
// buffer to hold the LP and HP data out 
reg [15:0] lp_output_buffer [0:2][0:14]; 
reg [15:0] hp_output_buffer [0:2][0:15][0:5]; 
 
// signal that prdiction is occuring 
reg predict_active; 
 
// registers to absolute value module 
reg [15:0] abs_lp_y_in, abs_lp_u_in, abs_lp_v_in; 
wire [15:0] abs_lp_y_out, abs_lp_u_out, abs_lp_v_out; 
 
// prediction flags 
reg [1:0] dc_predict_direction, hp_predict_direction; 
 
// data in buffers 
reg [15:0] y_in [0:6]; 
reg [15:0] u_in [0:6]; 
reg [15:0] v_in [0:6]; 
 
reg [15:0] dc_param [0:2]; 
reg [15:0] lp_param [0:2][0:5]; 
reg [15:0] lp_unused_param [0:2][0:8]; 
 
// flag to signal if DC predict direction needs another clock cycle to finish 
reg finish_dc_prediction_direction; 
 
// hp direction values 
reg [15:0] hp_vertical, hp_horizontal; 
 
// flag to accumulate on LP 
reg lp_accummulate; 
 




reg [3:0] count; 
 
// tracks LP position 
reg [3:0] lp_position; 
 
// ram signals 
reg [15:0] ram_dc_data_in_y, ram_dc_data_in_u, ram_dc_data_in_v; 
wire [15:0] ram_dc_data_out_y, ram_dc_data_out_u, ram_dc_data_out_v; 
reg [8:0] ram_dc_address; 
reg ram_dc_wren; 
 
reg [15:0] ram_lp_data_in_y_1, ram_lp_data_in_y_2, ram_lp_data_in_y_3; 
reg [15:0] ram_lp_data_in_u_1, ram_lp_data_in_u_2, ram_lp_data_in_u_3; 
reg [15:0] ram_lp_data_in_v_1, ram_lp_data_in_v_2, ram_lp_data_in_v_3; 
wire [15:0] ram_lp_data_out_y_1, ram_lp_data_out_y_2, 
ram_lp_data_out_y_3; 
wire [15:0] ram_lp_data_out_u_1, ram_lp_data_out_u_2, 
ram_lp_data_out_u_3; 
wire [15:0] ram_lp_data_out_v_1, ram_lp_data_out_v_2, 
ram_lp_data_out_v_3; 












  .data(dc_y_top_in), 




  .data(dc_u_top_in), 




  .data(dc_v_top_in), 






  .data(dc_y_left_in), 




  .data(dc_u_left_in), 




  .data(dc_v_left_in), 




  .data(abs_lp_y_in), 




  .data(abs_lp_u_in), 




  .data(abs_lp_v_in), 




  .clock(clk), 
  .data(ram_dc_data_in_y), 
  .rdaddress(ram_dc_address), 
  .wraddress(ram_dc_address), 
  .wren(ram_dc_wren), 




  .clock(clk), 
  .data(ram_dc_data_in_u), 
  .rdaddress(ram_dc_address), 
  .wraddress(ram_dc_address), 
  .wren(ram_dc_wren), 




  .clock(clk), 
  .data(ram_dc_data_in_v), 
  .rdaddress(ram_dc_address), 
  .wraddress(ram_dc_address), 
  .wren(ram_dc_wren), 




  .clock(clk), 
  .data(ram_lp_data_in_y_1), 
  .rdaddress(ram_lp_address), 
  .wraddress(ram_lp_address), 
  .wren(ram_lp_wren), 




  .clock(clk), 
  .data(ram_lp_data_in_y_2), 
  .rdaddress(ram_lp_address), 
  .wraddress(ram_lp_address), 
  .wren(ram_lp_wren), 




  .clock(clk), 
  .data(ram_lp_data_in_y_3), 
  .rdaddress(ram_lp_address), 
  .wraddress(ram_lp_address), 
  .wren(ram_lp_wren), 




  .clock(clk), 
  .data(ram_lp_data_in_u_1), 
  .rdaddress(ram_lp_address), 
  .wraddress(ram_lp_address), 
  .wren(ram_lp_wren), 




  .clock(clk), 
  .data(ram_lp_data_in_u_2), 
  .rdaddress(ram_lp_address), 
  .wraddress(ram_lp_address), 
  .wren(ram_lp_wren), 




  .clock(clk), 
  .data(ram_lp_data_in_u_3), 
  .rdaddress(ram_lp_address), 
  .wraddress(ram_lp_address), 
  .wren(ram_lp_wren), 




  .clock(clk), 
  .data(ram_lp_data_in_v_1), 
  .rdaddress(ram_lp_address), 
  .wraddress(ram_lp_address), 
  .wren(ram_lp_wren), 




  .clock(clk), 
  .data(ram_lp_data_in_v_2), 
  .rdaddress(ram_lp_address), 
  .wraddress(ram_lp_address), 
  .wren(ram_lp_wren), 




  .clock(clk), 
  .data(ram_lp_data_in_v_3), 
  .rdaddress(ram_lp_address), 
  .wraddress(ram_lp_address), 
  .wren(ram_lp_wren), 
  .q(ram_lp_data_out_v_3) 
); 
 
// main clocked process 
always @(posedge clk) begin : FEED_PREDICTOR 
   
  // if in reset, clear registers 
  if( !reset ) begin 
    block_position <= 4'hF; 
    mb_column <= 9'h1FF; 
    mb_row <= 10'h3FF; 
    predict_active <= 1'b0; 
    dc_predict_direction <= 2'b0; 
    dc_y_left_in <= 16'b0; 
    dc_u_left_in <= 16'b0; 
    dc_v_left_in <= 16'b0; 
    dc_y_top_in <= 16'b0; 
    dc_u_top_in <= 16'b0; 
    dc_v_top_in <= 16'b0; 
    finish_dc_prediction_direction <= 1'b0; 
    abs_lp_y_in <= 16'b0; 
    abs_lp_u_in <= 16'b0; 
    abs_lp_v_in <= 16'b0; 
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    lp_accummulate <= 1'b0; 
    hp_vertical <= 16'b0; 
    hp_horizontal <= 16'b0; 
    hp_predict_direction <= 2'b0; 
    data_out_ready <= 1'b0; 
    count <= 4'b0; 
    lp_position <= 4'b0; 
    ram_dc_wren = 1'b0; 
    ram_lp_wren = 1'b0; 
     
  end else begin 
     
    // buffer the inputs 
    y_in[0] <= y_0; 
    y_in[1] <= y_1; 
    y_in[2] <= y_2; 
    y_in[3] <= y_3; 
    y_in[4] <= y_4; 
    y_in[5] <= y_8; 
    y_in[6] <= y_12; 
     
    u_in[0] <= u_0; 
    u_in[1] <= u_1; 
    u_in[2] <= u_2; 
    u_in[3] <= u_3; 
    u_in[4] <= u_4; 
    u_in[5] <= u_8; 
    u_in[6] <= u_12; 
     
    v_in[0] <= v_0; 
    v_in[1] <= v_1; 
    v_in[2] <= v_2; 
    v_in[3] <= v_3; 
    v_in[4] <= v_4; 
    v_in[5] <= v_8; 
    v_in[6] <= v_12; 
     
    // track row and column position 
    if( data_in_valid == 1'b1 ) begin 
       
      if( block_position < 4'd15 ) begin 
        block_position <= block_position + 4'b1; 
      end else if( mb_column < mblock_width - 1 ) begin 
        block_position <= 4'b0; 
        mb_column <= mb_column + 9'b1; 
      end else if( mb_row < mblock_height - 1 ) begin 
        block_position <= 4'b0; 
        mb_column <= 9'b0; 
        mb_row <= mb_row + 10'b1; 
      end else begin 
        block_position <= 4'b0; 
        mb_column <= 9'b0; 
        mb_row <= 10'b0; 
      end 
    end 
     
    // signal that prediction is active 
    if( data_in_valid == 1'b1 & 
        predict_active == 1'b0 ) begin 
 
      predict_active <= 1'b1; 
 
    // signal prediction is done 
    end else if( predict_active == 1'b1 & 
        block_position == 4'd15 & 
        mb_column == mblock_width - 1 & 
        mb_row == mblock_height - 1 ) begin 
         
      predict_active <= 1'b0; 
       
    end 
     
    // delay the signal to the scanner by one clock cycle 
    data_out_valid <= data_out_ready; 
 
    // send output 
    if( data_out_ready == 1'b1 ) begin  
       
      if( count == 4'd15 ) begin 
        data_out_ready <= 1'b0; 
        count <= 4'b0; 
      end else begin 
        // increment the counter 
        count <= count + 4'b1; 
      end 
       
      if( count == 4'b0 ) begin 
        y_out <= { hp_output_buffer[0][count][5], hp_output_buffer[0][count][4], 
                   hp_output_buffer[0][count][3], hp_output_buffer[0][count][2], 
                   hp_output_buffer[0][count][1], hp_output_buffer[0][count][0], 
                   dc_left_y }; 
        u_out <= { hp_output_buffer[1][count][5], hp_output_buffer[1][count][4], 
                   hp_output_buffer[1][count][3], hp_output_buffer[1][count][2], 
                   hp_output_buffer[1][count][1], hp_output_buffer[1][count][0], 
                   dc_left_u }; 
        v_out <= { hp_output_buffer[2][count][5], hp_output_buffer[2][count][4], 
                   hp_output_buffer[2][count][3], hp_output_buffer[2][count][2], 
                   hp_output_buffer[2][count][1], hp_output_buffer[2][count][0], 
                   dc_left_v }; 
      end else begin 
        y_out <= { hp_output_buffer[0][count][5], hp_output_buffer[0][count][4], 
                   hp_output_buffer[0][count][3], hp_output_buffer[0][count][2], 
                   hp_output_buffer[0][count][1], hp_output_buffer[0][count][0], 
                   lp_output_buffer[0][count -1] }; 
        u_out <= { hp_output_buffer[1][count][5], hp_output_buffer[1][count][4], 
                   hp_output_buffer[1][count][3], hp_output_buffer[1][count][2], 
                   hp_output_buffer[1][count][1], hp_output_buffer[1][count][0], 
                   lp_output_buffer[1][count -1] }; 
        v_out <= { hp_output_buffer[2][count][5], hp_output_buffer[2][count][4], 
                   hp_output_buffer[2][count][3], hp_output_buffer[2][count][2], 
                   hp_output_buffer[2][count][1], hp_output_buffer[2][count][0], 
                   lp_output_buffer[2][count -1] }; 
       
      end 
    end 
     
    // accumulate 
    if( lp_accummulate == 1'b1 ) begin 
      if( block_position == 2 ) begin 
        hp_horizontal <= abs_lp_y_out + abs_lp_u_out + abs_lp_v_out; 
      end else if( block_position <= 4 ) begin 
        hp_horizontal <= hp_horizontal + abs_lp_y_out; 
      end else if( block_position == 5 ) begin 
        hp_vertical <= abs_lp_y_out + abs_lp_u_out + abs_lp_v_out; 
      end else begin 
        hp_vertical <= hp_vertical + abs_lp_y_out; 
      end 
    end 
     
    // prediction is active 
    if( predict_active == 1'b1 ) begin 
       
      // preset lp accumulation to 0 
      lp_accummulate <= 1'b0; 
       
      // store necessary HP coefficients 
      if( block_position <= 14 ) begin 
        hp_buffer[0][block_position][0] <= y_in[1]; 
        hp_buffer[0][block_position][1] <= y_in[2]; 
        hp_buffer[0][block_position][2] <= y_in[3]; 
        hp_buffer[0][block_position][3] <= y_in[4]; 
        hp_buffer[0][block_position][4] <= y_in[5]; 
        hp_buffer[0][block_position][5] <= y_in[6]; 
         
        hp_buffer[1][block_position][0] <= u_in[1]; 
        hp_buffer[1][block_position][1] <= u_in[2]; 
        hp_buffer[1][block_position][2] <= u_in[3]; 
        hp_buffer[1][block_position][3] <= u_in[4]; 
        hp_buffer[1][block_position][4] <= u_in[5]; 
        hp_buffer[1][block_position][5] <= u_in[6]; 
   
        hp_buffer[2][block_position][0] <= v_in[1]; 
        hp_buffer[2][block_position][1] <= v_in[2]; 
        hp_buffer[2][block_position][2] <= v_in[3]; 
        hp_buffer[2][block_position][3] <= v_in[4]; 
        hp_buffer[2][block_position][4] <= v_in[5]; 
        hp_buffer[2][block_position][5] <= v_in[6]; 
      end 
       
      // DC block 
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      if( block_position == 4'b0 ) begin 
         
        // store DC parameter 
        dc_param[0] <= y_in[0]; 
        dc_param[1] <= u_in[0]; 
        dc_param[2] <= v_in[0]; 
         
        // start reading top 
        ram_dc_address <= mb_column; 
        ram_lp_address <= mb_column; 
         
        // move top to top left 
        dc_top_left_y <= dc_top_y; 
        dc_top_left_u <= dc_top_u; 
        dc_top_left_v <= dc_top_v; 
         
      // Top LP block 
      end else if( block_position <= 4'd3 ) begin 
       
        // if need to further process DC prediction direction 
        if( finish_dc_prediction_direction == 1'b1 ) begin 
           
          finish_dc_prediction_direction <= 1'b0; 
           
          // if vertical is dominant 
          if( ((dc_y_top_out << 1) + dc_u_top_out + dc_v_top_out) << 2 < 
            (dc_y_left_out << 1) + dc_u_left_out + dc_v_left_out ) begin 
             
            dc_predict_direction <= 2'b01; 
             
          // if horizontal is dominant 
          end else if( ((dc_y_left_out << 1) + dc_u_left_out + dc_v_left_out)  
            << 2 < (dc_y_top_out << 1) + dc_u_top_out + dc_v_top_out ) begin 
             
            dc_predict_direction <= 2'b00; 
             
          // else predict from top left 
          end else begin 
           
            dc_predict_direction <= 2'b10; 
           
          end 
        end 
         
        if( block_position == 4'd2 ) begin 
          dc_top_y <= ram_dc_data_out_y; 
          dc_top_u <= ram_dc_data_out_u; 
          dc_top_v <= ram_dc_data_out_v; 
 
          // Top Left Corner 
          if( mb_row == 10'b0 & mb_column == 9'b0 ) begin 
             
            // Set no prediction 
            dc_predict_direction <= 2'b11; 
             
          // Left edge 
          end else if( mb_column == 9'b0 ) begin 
             
            // Set predictor from top 
            dc_predict_direction <= 2'b01; 
             
          // Top edge 
          end else if( mb_row == 10'b0 ) begin 
             
            // Set predictor from left 
            dc_predict_direction <= 2'b00; 
             
          end else begin 
           
            // signal dc direction has been predicted 
            finish_dc_prediction_direction <= 1'b1; 
             
            dc_y_left_in <= dc_top_left_y - dc_left_y; 
            dc_u_left_in <= dc_top_left_u - dc_left_u; 
            dc_v_left_in <= dc_top_left_v - dc_left_v; 
             
            dc_y_top_in <= dc_top_left_y - ram_dc_data_out_y; 
            dc_u_top_in <= dc_top_left_u - ram_dc_data_out_u; 
            dc_v_top_in <= dc_top_left_v - ram_dc_data_out_v; 
          end 
 
        end 
         
        // store LP parameter 
        lp_param[0][block_position - 1] <= y_in[0]; 
        lp_param[1][block_position - 1] <= u_in[0]; 
        lp_param[2][block_position - 1] <= v_in[0]; 
         
        // signal that LP parameters need to be used to predict HP direction 
        lp_accummulate <= 1'b1; 
         
        abs_lp_y_in <= y_in[0]; 
        abs_lp_u_in <= u_in[0]; 
        abs_lp_v_in <= v_in[0]; 
 
      // Left LP block 
      end else if( block_position == 4'd4 | 
                   block_position == 4'd8 | 
                   block_position == 4'd12 ) begin 
         
        // store LP parameter 
        lp_param[0][block_position[3:2] + 3'd2] <= y_in[0]; 
        lp_param[1][block_position[3:2] + 3'd2] <= u_in[0]; 
        lp_param[2][block_position[3:2] + 3'd2] <= v_in[0]; 
         
        // signal that LP parameters need to be used to predict HP direction 
        lp_accummulate <= 1'b1; 
         
        abs_lp_y_in <= y_in[0]; 
        abs_lp_u_in <= u_in[0]; 
        abs_lp_v_in <= v_in[0]; 
       
      end else begin 
       
        // Find LP predict direction block / set DC predict values 
        if( block_position == 4'd13 ) begin 
         
          // preset lp buffer that may be overwritten 
          ram_lp_data_in_y_1 <= lp_param[0][0]; 
          ram_lp_data_in_y_2 <= lp_param[0][1]; 
          ram_lp_data_in_y_3 <= lp_param[0][2]; 
          lp_next_left_buffer[0][0] <= lp_param[0][3]; 
          lp_next_left_buffer[0][1] <= lp_param[0][4]; 
          lp_next_left_buffer[0][2] <= lp_param[0][5]; 
         
          ram_lp_data_in_u_1 <= lp_param[1][0]; 
          ram_lp_data_in_u_2 <= lp_param[1][1]; 
          ram_lp_data_in_u_3 <= lp_param[1][2]; 
          lp_next_left_buffer[1][0] <= lp_param[1][3]; 
          lp_next_left_buffer[1][1] <= lp_param[1][4]; 
          lp_next_left_buffer[1][2] <= lp_param[1][5]; 
         
          ram_lp_data_in_v_1 <= lp_param[2][0]; 
          ram_lp_data_in_v_2 <= lp_param[2][1]; 
          ram_lp_data_in_v_3 <= lp_param[2][2]; 
          lp_next_left_buffer[2][0] <= lp_param[2][3]; 
          lp_next_left_buffer[2][1] <= lp_param[2][4]; 
          lp_next_left_buffer[2][2] <= lp_param[2][5]; 
           
          // enable ram write 
          ram_dc_wren <= 1'b1; 
          ram_lp_wren <= 1'b1; 
 
          // predict left 
          if( dc_predict_direction == 2'b00 ) begin 
   
            // set wr data 
            ram_dc_data_in_y <= dc_left_y + dc_param[0]; 
            ram_dc_data_in_u <= dc_left_u + dc_param[1]; 
            ram_dc_data_in_v <= dc_left_v + dc_param[2]; 
             
            lp_next_left_buffer[0][0] <= lp_left_buffer[0][0] + lp_param[0][3]; 
            lp_next_left_buffer[0][1] <= lp_left_buffer[0][1] + lp_param[0][4]; 
            lp_next_left_buffer[0][2] <= lp_left_buffer[0][2] + lp_param[0][5]; 
            lp_next_left_buffer[1][0] <= lp_left_buffer[1][0] + lp_param[1][3]; 
            lp_next_left_buffer[1][1] <= lp_left_buffer[1][1] + lp_param[1][4]; 
            lp_next_left_buffer[1][2] <= lp_left_buffer[1][2] + lp_param[1][5]; 
            lp_next_left_buffer[2][0] <= lp_left_buffer[2][0] + lp_param[2][3]; 
            lp_next_left_buffer[2][1] <= lp_left_buffer[2][1] + lp_param[2][4]; 
            lp_next_left_buffer[2][2] <= lp_left_buffer[2][2] + lp_param[2][5]; 
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          // predict top 
          end else if( dc_predict_direction == 2'b01 ) begin 
             
            // set wr data 
            ram_dc_data_in_y <= dc_top_y + dc_param[0]; 
            ram_dc_data_in_u <= dc_top_u + dc_param[1]; 
            ram_dc_data_in_v <= dc_top_v + dc_param[2]; 
             
            ram_lp_data_in_y_1 <= ram_lp_data_out_y_1 + lp_param[0][0]; 
            ram_lp_data_in_y_2 <= ram_lp_data_out_y_2 + lp_param[0][1]; 
            ram_lp_data_in_y_3 <= ram_lp_data_out_y_3 + lp_param[0][2]; 
            ram_lp_data_in_u_1 <= ram_lp_data_out_u_1 + lp_param[1][0]; 
            ram_lp_data_in_u_2 <= ram_lp_data_out_u_2 + lp_param[1][1]; 
            ram_lp_data_in_u_3 <= ram_lp_data_out_u_3 + lp_param[1][2]; 
            ram_lp_data_in_v_1 <= ram_lp_data_out_v_1 + lp_param[2][0]; 
            ram_lp_data_in_v_2 <= ram_lp_data_out_v_2 + lp_param[2][1]; 
            ram_lp_data_in_v_3 <= ram_lp_data_out_v_3 + lp_param[2][2]; 
           
          // predict top left 
          end else if( dc_predict_direction == 2'b10 ) begin 
 
            // set wr data 
            ram_dc_data_in_y <= ((dc_top_y + dc_left_y) >> 1) + dc_param[0]; 
            ram_dc_data_in_u <= ((dc_top_u + dc_left_u) >> 1) + dc_param[1]; 
            ram_dc_data_in_v <= ((dc_top_v + dc_left_v) >> 1) + dc_param[2]; 
           
          // no predict 
          end else if( dc_predict_direction == 2'b11 ) begin 
             
            // set wr data 
            ram_dc_data_in_y <= dc_param[0]; 
            ram_dc_data_in_u <= dc_param[1]; 
            ram_dc_data_in_v <= dc_param[2]; 
             
          end 
           
        end 
         
        if( block_position == 14 ) begin 
         
          // disable ram write 
          ram_dc_wren <= 1'b0; 
          ram_lp_wren <= 1'b0; 
           
          // shift buffer 
          lp_left_buffer[0][0] <= lp_next_left_buffer[0][0]; 
          lp_left_buffer[0][1] <= lp_next_left_buffer[0][1]; 
          lp_left_buffer[0][2] <= lp_next_left_buffer[0][2]; 
          lp_left_buffer[1][0] <= lp_next_left_buffer[1][0]; 
          lp_left_buffer[1][1] <= lp_next_left_buffer[1][1]; 
          lp_left_buffer[1][2] <= lp_next_left_buffer[1][2]; 
          lp_left_buffer[2][0] <= lp_next_left_buffer[2][0]; 
          lp_left_buffer[2][1] <= lp_next_left_buffer[2][1]; 
          lp_left_buffer[2][2] <= lp_next_left_buffer[2][2]; 
           
          if( hp_horizontal << 2 < hp_vertical ) begin 
            hp_predict_direction <= 2'b00; 
          end else if( hp_vertical << 2 < hp_horizontal ) begin 
            hp_predict_direction <= 2'b01; 
          end else begin 
            hp_predict_direction <= 2'b10; 
          end 
        end 
         
        if( block_position == 15 ) begin 
         
          // signal data_out_ready 
          data_out_ready <= 1'b1; 
           
          dc_left_y <= ram_dc_data_in_y; 
          dc_left_u <= ram_dc_data_in_u; 
          dc_left_v <= ram_dc_data_in_v; 
           
          // set LP output buffer 
          lp_output_buffer[0][0] <= ram_lp_data_in_y_1; 
          lp_output_buffer[0][1] <= ram_lp_data_in_y_2; 
          lp_output_buffer[0][2] <= ram_lp_data_in_y_3; 
          lp_output_buffer[0][3] <= lp_left_buffer[0][0]; 
          lp_output_buffer[0][4] <= lp_unused_param[0][0]; 
          lp_output_buffer[0][5] <= lp_unused_param[0][1]; 
          lp_output_buffer[0][6] <= lp_unused_param[0][2]; 
          lp_output_buffer[0][7] <= lp_left_buffer[0][1]; 
          lp_output_buffer[0][8] <= lp_unused_param[0][3]; 
          lp_output_buffer[0][9] <= lp_unused_param[0][4]; 
          lp_output_buffer[0][10] <= lp_unused_param[0][5]; 
          lp_output_buffer[0][11] <= lp_left_buffer[0][2]; 
          lp_output_buffer[0][12] <= lp_unused_param[0][6]; 
          lp_output_buffer[0][13] <= lp_unused_param[0][7]; 
          lp_output_buffer[0][14] <= y_in[0]; 
         
          lp_output_buffer[1][0] <= ram_lp_data_in_u_1; 
          lp_output_buffer[1][1] <= ram_lp_data_in_u_2; 
          lp_output_buffer[1][2] <= ram_lp_data_in_u_3; 
          lp_output_buffer[1][3] <= lp_left_buffer[1][0]; 
          lp_output_buffer[1][4] <= lp_unused_param[1][0]; 
          lp_output_buffer[1][5] <= lp_unused_param[1][1]; 
          lp_output_buffer[1][6] <= lp_unused_param[1][2]; 
          lp_output_buffer[1][7] <= lp_left_buffer[1][1]; 
          lp_output_buffer[1][8] <= lp_unused_param[1][3]; 
          lp_output_buffer[1][9] <= lp_unused_param[1][4]; 
          lp_output_buffer[1][10] <= lp_unused_param[1][5]; 
          lp_output_buffer[1][11] <= lp_left_buffer[1][2]; 
          lp_output_buffer[1][12] <= lp_unused_param[1][6]; 
          lp_output_buffer[1][13] <= lp_unused_param[1][7]; 
          lp_output_buffer[1][14] <= u_in[0]; 
         
          lp_output_buffer[2][0] <= ram_lp_data_in_v_1; 
          lp_output_buffer[2][1] <= ram_lp_data_in_v_2; 
          lp_output_buffer[2][2] <= ram_lp_data_in_v_3; 
          lp_output_buffer[2][3] <= lp_left_buffer[2][0]; 
          lp_output_buffer[2][4] <= lp_unused_param[2][0]; 
          lp_output_buffer[2][5] <= lp_unused_param[2][1]; 
          lp_output_buffer[2][6] <= lp_unused_param[2][2]; 
          lp_output_buffer[2][7] <= lp_left_buffer[2][1]; 
          lp_output_buffer[2][8] <= lp_unused_param[2][3]; 
          lp_output_buffer[2][9] <= lp_unused_param[2][4]; 
          lp_output_buffer[2][10] <= lp_unused_param[2][5]; 
          lp_output_buffer[2][11] <= lp_left_buffer[2][2]; 
          lp_output_buffer[2][12] <= lp_unused_param[2][6]; 
          lp_output_buffer[2][13] <= lp_unused_param[2][7]; 
          lp_output_buffer[2][14] <= v_in[0]; 
           
          lp_position <= 4'b0; 
           
          // predict from left 
          if( hp_predict_direction <= 2'b00 ) begin 
             
            // block 0 to 1 
            hp_output_buffer[0][1][3] <= hp_buffer[0][1][3] +  
              hp_buffer[0][0][3]; 
            hp_output_buffer[0][1][4] <= hp_buffer[0][1][4] +  
              hp_buffer[0][0][4]; 
            hp_output_buffer[0][1][5] <= hp_buffer[0][1][5] +  
              hp_buffer[0][0][5]; 
            hp_output_buffer[1][1][3] <= hp_buffer[1][1][3] +  
              hp_buffer[1][0][3]; 
            hp_output_buffer[1][1][4] <= hp_buffer[1][1][4] +  
              hp_buffer[1][0][4]; 
            hp_output_buffer[1][1][5] <= hp_buffer[1][1][5] +  
              hp_buffer[1][0][5]; 
            hp_output_buffer[2][1][3] <= hp_buffer[2][1][3] +  
              hp_buffer[2][0][3]; 
            hp_output_buffer[2][1][4] <= hp_buffer[2][1][4] +  
              hp_buffer[2][0][4]; 
            hp_output_buffer[2][1][5] <= hp_buffer[2][1][5] +  
              hp_buffer[2][0][5]; 
   
            // block 1 to 2 
            hp_output_buffer[0][2][3] <= hp_buffer[0][2][3] +  
              hp_buffer[0][1][3]; 
            hp_output_buffer[0][2][4] <= hp_buffer[0][2][4] +  
              hp_buffer[0][1][4]; 
            hp_output_buffer[0][2][5] <= hp_buffer[0][2][5] +  
              hp_buffer[0][1][5]; 
            hp_output_buffer[1][2][3] <= hp_buffer[1][2][3] +  
              hp_buffer[1][1][3]; 
            hp_output_buffer[1][2][4] <= hp_buffer[1][2][4] +  
              hp_buffer[1][1][4]; 
            hp_output_buffer[1][2][5] <= hp_buffer[1][2][5] +  
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              hp_buffer[1][1][5]; 
            hp_output_buffer[2][2][3] <= hp_buffer[2][2][3] +  
              hp_buffer[2][1][3]; 
            hp_output_buffer[2][2][4] <= hp_buffer[2][2][4] +  
              hp_buffer[2][1][4]; 
            hp_output_buffer[2][2][5] <= hp_buffer[2][2][5] +  
              hp_buffer[2][1][5]; 
             
            // block 2 to 3 
            hp_output_buffer[0][3][3] <= hp_buffer[0][3][3] +  
              hp_buffer[0][2][3]; 
            hp_output_buffer[0][3][4] <= hp_buffer[0][3][4] +  
              hp_buffer[0][2][4]; 
            hp_output_buffer[0][3][5] <= hp_buffer[0][3][5] +  
              hp_buffer[0][2][5]; 
            hp_output_buffer[1][3][3] <= hp_buffer[1][3][3] +  
              hp_buffer[1][2][3]; 
            hp_output_buffer[1][3][4] <= hp_buffer[1][3][4] +  
              hp_buffer[1][2][4]; 
            hp_output_buffer[1][3][5] <= hp_buffer[1][3][5] +  
              hp_buffer[1][2][5]; 
            hp_output_buffer[2][3][3] <= hp_buffer[2][3][3] +  
              hp_buffer[2][2][3]; 
            hp_output_buffer[2][3][4] <= hp_buffer[2][3][4] +  
              hp_buffer[2][2][4]; 
            hp_output_buffer[2][3][5] <= hp_buffer[2][3][5] +  
              hp_buffer[2][2][5]; 
             
            // block 4 to 5 
            hp_output_buffer[0][5][3] <= hp_buffer[0][5][3] +  
              hp_buffer[0][4][3]; 
            hp_output_buffer[0][5][4] <= hp_buffer[0][5][4] +  
              hp_buffer[0][4][4]; 
            hp_output_buffer[0][5][5] <= hp_buffer[0][5][5] +  
              hp_buffer[0][4][5]; 
            hp_output_buffer[1][5][3] <= hp_buffer[1][5][3] +  
              hp_buffer[1][4][3]; 
            hp_output_buffer[1][5][4] <= hp_buffer[1][5][4] +  
              hp_buffer[1][4][4]; 
            hp_output_buffer[1][5][5] <= hp_buffer[1][5][5] +  
              hp_buffer[1][4][5]; 
            hp_output_buffer[2][5][3] <= hp_buffer[2][5][3] +  
              hp_buffer[2][4][3]; 
            hp_output_buffer[2][5][4] <= hp_buffer[2][5][4] +  
              hp_buffer[2][4][4]; 
            hp_output_buffer[2][5][5] <= hp_buffer[2][5][5] +  
              hp_buffer[2][4][5]; 
   
            // block 5 to 6 
            hp_output_buffer[0][6][3] <= hp_buffer[0][6][3] +  
              hp_buffer[0][5][3]; 
            hp_output_buffer[0][6][4] <= hp_buffer[0][6][4] +  
              hp_buffer[0][5][4]; 
            hp_output_buffer[0][6][5] <= hp_buffer[0][6][5] +  
              hp_buffer[0][5][5]; 
            hp_output_buffer[1][6][3] <= hp_buffer[1][6][3] +  
              hp_buffer[1][5][3]; 
            hp_output_buffer[1][6][4] <= hp_buffer[1][6][4] +  
              hp_buffer[1][5][4]; 
            hp_output_buffer[1][6][5] <= hp_buffer[1][6][5] +  
              hp_buffer[1][5][5]; 
            hp_output_buffer[2][6][3] <= hp_buffer[2][6][3] +  
              hp_buffer[2][5][3]; 
            hp_output_buffer[2][6][4] <= hp_buffer[2][6][4] +  
              hp_buffer[2][5][4]; 
            hp_output_buffer[2][6][5] <= hp_buffer[2][6][5] +  
              hp_buffer[2][5][5]; 
             
            // block 6 to 7 
            hp_output_buffer[0][7][3] <= hp_buffer[0][7][3] +  
              hp_buffer[0][6][3]; 
            hp_output_buffer[0][7][4] <= hp_buffer[0][7][4] +  
              hp_buffer[0][6][4]; 
            hp_output_buffer[0][7][5] <= hp_buffer[0][7][5] +  
              hp_buffer[0][6][5]; 
            hp_output_buffer[1][7][3] <= hp_buffer[1][7][3] +  
              hp_buffer[1][6][3]; 
            hp_output_buffer[1][7][4] <= hp_buffer[1][7][4] +  
              hp_buffer[1][6][4]; 
            hp_output_buffer[1][7][5] <= hp_buffer[1][7][5] +  
              hp_buffer[1][6][5]; 
            hp_output_buffer[2][7][3] <= hp_buffer[2][7][3] +  
              hp_buffer[2][6][3]; 
            hp_output_buffer[2][7][4] <= hp_buffer[2][7][4] +  
              hp_buffer[2][6][4]; 
            hp_output_buffer[2][7][5] <= hp_buffer[2][7][5] +  
              hp_buffer[2][6][5]; 
             
            // block 8 to 9 
            hp_output_buffer[0][9][3] <= hp_buffer[0][9][3] +  
              hp_buffer[0][8][3]; 
            hp_output_buffer[0][9][4] <= hp_buffer[0][9][4] +  
              hp_buffer[0][8][4]; 
            hp_output_buffer[0][9][5] <= hp_buffer[0][9][5] +  
              hp_buffer[0][8][5]; 
            hp_output_buffer[1][9][3] <= hp_buffer[1][9][3] +  
              hp_buffer[1][8][3]; 
            hp_output_buffer[1][9][4] <= hp_buffer[1][9][4] +  
              hp_buffer[1][8][4]; 
            hp_output_buffer[1][9][5] <= hp_buffer[1][9][5] +  
              hp_buffer[1][8][5]; 
            hp_output_buffer[2][9][3] <= hp_buffer[2][9][3] +  
              hp_buffer[2][8][3]; 
            hp_output_buffer[2][9][4] <= hp_buffer[2][9][4] +  
              hp_buffer[2][8][4]; 
            hp_output_buffer[2][9][5] <= hp_buffer[2][9][5] +  
              hp_buffer[2][8][5]; 
   
            // block 9 to 10 
            hp_output_buffer[0][10][3] <= hp_buffer[0][10][3] +  
              hp_buffer[0][9][3]; 
            hp_output_buffer[0][10][4] <= hp_buffer[0][10][4] +  
              hp_buffer[0][9][4]; 
            hp_output_buffer[0][10][5] <= hp_buffer[0][10][5] +  
              hp_buffer[0][9][5]; 
            hp_output_buffer[1][10][3] <= hp_buffer[1][10][3] +  
              hp_buffer[1][9][3]; 
            hp_output_buffer[1][10][4] <= hp_buffer[1][10][4] +  
              hp_buffer[1][9][4]; 
            hp_output_buffer[1][10][5] <= hp_buffer[1][10][5] +  
              hp_buffer[1][9][5]; 
            hp_output_buffer[2][10][3] <= hp_buffer[2][10][3] +  
              hp_buffer[2][9][3]; 
            hp_output_buffer[2][10][4] <= hp_buffer[2][10][4] +  
              hp_buffer[2][9][4]; 
            hp_output_buffer[2][10][5] <= hp_buffer[2][10][5] +  
              hp_buffer[2][9][5]; 
             
            // block 10 to 11 
            hp_output_buffer[0][11][3] <= hp_buffer[0][11][3] +  
              hp_buffer[0][10][3]; 
            hp_output_buffer[0][11][4] <= hp_buffer[0][11][4] +  
              hp_buffer[0][10][4]; 
            hp_output_buffer[0][11][5] <= hp_buffer[0][11][5] +  
              hp_buffer[0][10][5]; 
            hp_output_buffer[1][11][3] <= hp_buffer[1][11][3] +  
              hp_buffer[1][10][3]; 
            hp_output_buffer[1][11][4] <= hp_buffer[1][11][4] +  
              hp_buffer[1][10][4]; 
            hp_output_buffer[1][11][5] <= hp_buffer[1][11][5] +  
              hp_buffer[1][10][5]; 
            hp_output_buffer[2][11][3] <= hp_buffer[2][11][3] +  
              hp_buffer[2][10][3]; 
            hp_output_buffer[2][11][4] <= hp_buffer[2][11][4] +  
              hp_buffer[2][10][4]; 
            hp_output_buffer[2][11][5] <= hp_buffer[2][11][5] +  
              hp_buffer[2][10][5]; 
             
            // block 12 to 13 
            hp_output_buffer[0][13][3] <= hp_buffer[0][13][3] +  
              hp_buffer[0][12][3]; 
            hp_output_buffer[0][13][4] <= hp_buffer[0][13][4] +  
              hp_buffer[0][12][4]; 
            hp_output_buffer[0][13][5] <= hp_buffer[0][13][5] +  
              hp_buffer[0][12][5]; 
            hp_output_buffer[1][13][3] <= hp_buffer[1][13][3] +  
              hp_buffer[1][12][3]; 
            hp_output_buffer[1][13][4] <= hp_buffer[1][13][4] +  
              hp_buffer[1][12][4]; 
            hp_output_buffer[1][13][5] <= hp_buffer[1][13][5] +  
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              hp_buffer[1][12][5]; 
            hp_output_buffer[2][13][3] <= hp_buffer[2][13][3] +  
              hp_buffer[2][12][3]; 
            hp_output_buffer[2][13][4] <= hp_buffer[2][13][4] +  
              hp_buffer[2][12][4]; 
            hp_output_buffer[2][13][5] <= hp_buffer[2][13][5] +  
              hp_buffer[2][12][5]; 
   
            // block 13 to 14 
            hp_output_buffer[0][14][3] <= hp_buffer[0][14][3] +  
              hp_buffer[0][13][3]; 
            hp_output_buffer[0][14][4] <= hp_buffer[0][14][4] +  
              hp_buffer[0][13][4]; 
            hp_output_buffer[0][14][5] <= hp_buffer[0][14][5] +  
              hp_buffer[0][13][5]; 
            hp_output_buffer[1][14][3] <= hp_buffer[1][14][3] +  
              hp_buffer[1][13][3]; 
            hp_output_buffer[1][14][4] <= hp_buffer[1][14][4] +  
              hp_buffer[1][13][4]; 
            hp_output_buffer[1][14][5] <= hp_buffer[1][14][5] +  
              hp_buffer[1][13][5]; 
            hp_output_buffer[2][14][3] <= hp_buffer[2][14][3] +  
              hp_buffer[2][13][3]; 
            hp_output_buffer[2][14][4] <= hp_buffer[2][14][4] +  
              hp_buffer[2][13][4]; 
            hp_output_buffer[2][14][5] <= hp_buffer[2][14][5] +  
              hp_buffer[2][13][5]; 
             
            // block 14 to 15 
            hp_output_buffer[0][15][3] <= y_in[3] + hp_buffer[0][14][3]; 
            hp_output_buffer[0][15][4] <= y_in[4] + hp_buffer[0][14][4]; 
            hp_output_buffer[0][15][5] <= y_in[5] + hp_buffer[0][14][5]; 
            hp_output_buffer[1][15][3] <= u_in[3] + hp_buffer[1][14][3]; 
            hp_output_buffer[1][15][4] <= u_in[4] + hp_buffer[1][14][4]; 
            hp_output_buffer[1][15][5] <= u_in[5] + hp_buffer[1][14][5]; 
            hp_output_buffer[2][15][3] <= v_in[3] + hp_buffer[2][14][3]; 
            hp_output_buffer[2][15][4] <= v_in[4] + hp_buffer[2][14][4]; 
            hp_output_buffer[2][15][5] <= v_in[5] + hp_buffer[2][14][5]; 
   
            hp_output_buffer[0][15][0] <= y_in[0]; 
            hp_output_buffer[0][15][1] <= y_in[1]; 
            hp_output_buffer[0][15][2] <= y_in[2]; 
            hp_output_buffer[1][15][0] <= u_in[0]; 
            hp_output_buffer[1][15][1] <= u_in[1]; 
            hp_output_buffer[1][15][2] <= u_in[2]; 
            hp_output_buffer[2][15][0] <= v_in[0]; 
            hp_output_buffer[2][15][1] <= v_in[1]; 
            hp_output_buffer[2][15][2] <= v_in[2]; 
             
          // predict from top 
          end else if( hp_predict_direction <= 2'b01 ) begin 
             
            // block 0 to 4 
            hp_output_buffer[0][4][0] <= hp_buffer[0][4][0] +  
              hp_buffer[0][0][0]; 
            hp_output_buffer[0][4][1] <= hp_buffer[0][4][1] +  
              hp_buffer[0][0][1]; 
            hp_output_buffer[0][4][2] <= hp_buffer[0][4][2] +  
              hp_buffer[0][0][2]; 
            hp_output_buffer[1][4][0] <= hp_buffer[1][4][0] +  
              hp_buffer[1][0][0]; 
            hp_output_buffer[1][4][1] <= hp_buffer[1][4][1] +  
              hp_buffer[1][0][1]; 
            hp_output_buffer[1][4][2] <= hp_buffer[1][4][2] +  
              hp_buffer[1][0][2]; 
            hp_output_buffer[2][4][0] <= hp_buffer[2][4][0] +  
              hp_buffer[2][0][0]; 
            hp_output_buffer[2][4][1] <= hp_buffer[2][4][1] +  
              hp_buffer[2][0][1]; 
            hp_output_buffer[2][4][2] <= hp_buffer[2][4][2] +  
              hp_buffer[2][0][2]; 
   
            // block 4 to 8 
            hp_output_buffer[0][8][0] <= hp_buffer[0][8][0] +  
              hp_buffer[0][4][0]; 
            hp_output_buffer[0][8][1] <= hp_buffer[0][8][1] +  
              hp_buffer[0][4][1]; 
            hp_output_buffer[0][8][2] <= hp_buffer[0][8][2] +  
              hp_buffer[0][4][2]; 
            hp_output_buffer[1][8][0] <= hp_buffer[1][8][0] +  
              hp_buffer[1][4][0]; 
            hp_output_buffer[1][8][1] <= hp_buffer[1][8][1] +  
              hp_buffer[1][4][1]; 
            hp_output_buffer[1][8][2] <= hp_buffer[1][8][2] +  
              hp_buffer[1][4][2]; 
            hp_output_buffer[2][8][0] <= hp_buffer[2][8][0] +  
              hp_buffer[2][4][0]; 
            hp_output_buffer[2][8][1] <= hp_buffer[2][8][1] +  
              hp_buffer[2][4][1]; 
            hp_output_buffer[2][8][2] <= hp_buffer[2][8][2] +  
              hp_buffer[2][4][2]; 
             
            // block 8 to 12 
            hp_output_buffer[0][12][0] <= hp_buffer[0][12][0] +  
              hp_buffer[0][8][0]; 
            hp_output_buffer[0][12][1] <= hp_buffer[0][12][1] +  
              hp_buffer[0][8][1]; 
            hp_output_buffer[0][12][2] <= hp_buffer[0][12][2] +  
              hp_buffer[0][8][2]; 
            hp_output_buffer[1][12][0] <= hp_buffer[1][12][0] +  
              hp_buffer[1][8][0]; 
            hp_output_buffer[1][12][1] <= hp_buffer[1][12][1] +  
              hp_buffer[1][8][1]; 
            hp_output_buffer[1][12][2] <= hp_buffer[1][12][2] +  
              hp_buffer[1][8][2]; 
            hp_output_buffer[2][12][0] <= hp_buffer[2][12][0] +  
              hp_buffer[2][8][0]; 
            hp_output_buffer[2][12][1] <= hp_buffer[2][12][1] +  
              hp_buffer[2][8][1]; 
            hp_output_buffer[2][12][2] <= hp_buffer[2][12][2] +  
              hp_buffer[2][8][2]; 
             
            // block 1 to 5 
            hp_output_buffer[0][5][0] <= hp_buffer[0][5][0] +  
              hp_buffer[0][1][0]; 
            hp_output_buffer[0][5][1] <= hp_buffer[0][5][1] +  
              hp_buffer[0][1][1]; 
            hp_output_buffer[0][5][2] <= hp_buffer[0][5][2] +  
              hp_buffer[0][1][2]; 
            hp_output_buffer[1][5][0] <= hp_buffer[1][5][0] +  
              hp_buffer[1][1][0]; 
            hp_output_buffer[1][5][1] <= hp_buffer[1][5][1] +  
              hp_buffer[1][1][1]; 
            hp_output_buffer[1][5][2] <= hp_buffer[1][5][2] +  
              hp_buffer[1][1][2]; 
            hp_output_buffer[2][5][0] <= hp_buffer[2][5][0] +  
              hp_buffer[2][1][0]; 
            hp_output_buffer[2][5][1] <= hp_buffer[2][5][1] +  
              hp_buffer[2][1][1]; 
            hp_output_buffer[2][5][2] <= hp_buffer[2][5][2] +  
              hp_buffer[2][1][2]; 
   
            // block 5 to 9 
            hp_output_buffer[0][9][0] <= hp_buffer[0][9][0] +  
              hp_buffer[0][5][0]; 
            hp_output_buffer[0][9][1] <= hp_buffer[0][9][1] +  
              hp_buffer[0][5][1]; 
            hp_output_buffer[0][9][2] <= hp_buffer[0][9][2] +  
              hp_buffer[0][5][2]; 
            hp_output_buffer[1][9][0] <= hp_buffer[1][9][0] +  
              hp_buffer[1][5][0]; 
            hp_output_buffer[1][9][1] <= hp_buffer[1][9][1] +  
              hp_buffer[1][5][1]; 
            hp_output_buffer[1][9][2] <= hp_buffer[1][9][2] +  
              hp_buffer[1][5][2]; 
            hp_output_buffer[2][9][0] <= hp_buffer[2][9][0] +  
              hp_buffer[2][5][0]; 
            hp_output_buffer[2][9][1] <= hp_buffer[2][9][1] +  
              hp_buffer[2][5][1]; 
            hp_output_buffer[2][9][2] <= hp_buffer[2][9][2] +  
              hp_buffer[2][5][2]; 
             
            // block 9 to 13 
            hp_output_buffer[0][13][0] <= hp_buffer[0][13][0] +  
              hp_buffer[0][9][0]; 
            hp_output_buffer[0][13][1] <= hp_buffer[0][13][1] +  
              hp_buffer[0][9][1]; 
            hp_output_buffer[0][13][2] <= hp_buffer[0][13][2] +  
              hp_buffer[0][9][2]; 
            hp_output_buffer[1][13][0] <= hp_buffer[1][13][0] +  
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              hp_buffer[1][9][0]; 
            hp_output_buffer[1][13][1] <= hp_buffer[1][13][1] +  
              hp_buffer[1][9][1]; 
            hp_output_buffer[1][13][2] <= hp_buffer[1][13][2] +  
              hp_buffer[1][9][2]; 
            hp_output_buffer[2][13][0] <= hp_buffer[2][13][0] +  
              hp_buffer[2][9][0]; 
            hp_output_buffer[2][13][1] <= hp_buffer[2][13][1] +  
              hp_buffer[2][9][1]; 
            hp_output_buffer[2][13][2] <= hp_buffer[2][13][2] +  
              hp_buffer[2][9][2]; 
             
            // block 2 to 6 
            hp_output_buffer[0][6][0] <= hp_buffer[0][6][0] +  
              hp_buffer[0][2][0]; 
            hp_output_buffer[0][6][1] <= hp_buffer[0][6][1] +  
              hp_buffer[0][2][1]; 
            hp_output_buffer[0][6][2] <= hp_buffer[0][6][2] +  
              hp_buffer[0][2][2]; 
            hp_output_buffer[1][6][0] <= hp_buffer[1][6][0] +  
              hp_buffer[1][2][0]; 
            hp_output_buffer[1][6][1] <= hp_buffer[1][6][1] +  
              hp_buffer[1][2][1]; 
            hp_output_buffer[1][6][2] <= hp_buffer[1][6][2] +  
              hp_buffer[1][2][2]; 
            hp_output_buffer[2][6][0] <= hp_buffer[2][6][0] +  
              hp_buffer[2][2][0]; 
            hp_output_buffer[2][6][1] <= hp_buffer[2][6][1] +  
              hp_buffer[2][2][1]; 
            hp_output_buffer[2][6][2] <= hp_buffer[2][6][2] +  
              hp_buffer[2][2][2]; 
   
            // block 6 to 10 
            hp_output_buffer[0][10][0] <= hp_buffer[0][10][0] +  
              hp_buffer[0][6][0]; 
            hp_output_buffer[0][10][1] <= hp_buffer[0][10][1] +  
              hp_buffer[0][6][1]; 
            hp_output_buffer[0][10][2] <= hp_buffer[0][10][2] +  
              hp_buffer[0][6][2]; 
            hp_output_buffer[1][10][0] <= hp_buffer[1][10][0] +  
              hp_buffer[1][6][0]; 
            hp_output_buffer[1][10][1] <= hp_buffer[1][10][1] +  
              hp_buffer[1][6][1]; 
            hp_output_buffer[1][10][2] <= hp_buffer[1][10][2] +  
              hp_buffer[1][6][2]; 
            hp_output_buffer[2][10][0] <= hp_buffer[2][10][0] +  
              hp_buffer[2][6][0]; 
            hp_output_buffer[2][10][1] <= hp_buffer[2][10][1] +  
              hp_buffer[2][6][1]; 
            hp_output_buffer[2][10][2] <= hp_buffer[2][10][2] +  
              hp_buffer[2][6][2]; 
             
            // block 10 to 14 
            hp_output_buffer[0][14][0] <= hp_buffer[0][14][0] +  
              hp_buffer[0][10][0]; 
            hp_output_buffer[0][14][1] <= hp_buffer[0][14][1] +  
              hp_buffer[0][10][1]; 
            hp_output_buffer[0][14][2] <= hp_buffer[0][14][2] +  
              hp_buffer[0][10][2]; 
            hp_output_buffer[1][14][0] <= hp_buffer[1][14][0] +  
              hp_buffer[1][10][0]; 
            hp_output_buffer[1][14][1] <= hp_buffer[1][14][1] +  
              hp_buffer[1][10][1]; 
            hp_output_buffer[1][14][2] <= hp_buffer[1][14][2] +  
              hp_buffer[1][10][2]; 
            hp_output_buffer[2][14][0] <= hp_buffer[2][14][0] +  
              hp_buffer[2][10][0]; 
            hp_output_buffer[2][14][1] <= hp_buffer[2][14][1] +  
              hp_buffer[2][10][1]; 
            hp_output_buffer[2][14][2] <= hp_buffer[2][14][2] +  
              hp_buffer[2][10][2]; 
             
            // block 3 to 7 
            hp_output_buffer[0][7][0] <= hp_buffer[0][7][0] +  
              hp_buffer[0][3][0]; 
            hp_output_buffer[0][7][1] <= hp_buffer[0][7][1] +  
              hp_buffer[0][3][1]; 
            hp_output_buffer[0][7][2] <= hp_buffer[0][7][2] +  
              hp_buffer[0][3][2]; 
            hp_output_buffer[1][7][0] <= hp_buffer[1][7][0] +  
              hp_buffer[1][3][0]; 
            hp_output_buffer[1][7][1] <= hp_buffer[1][7][1] +  
              hp_buffer[1][3][1]; 
            hp_output_buffer[1][7][2] <= hp_buffer[1][7][2] +  
              hp_buffer[1][3][2]; 
            hp_output_buffer[2][7][0] <= hp_buffer[2][7][0] +  
              hp_buffer[2][3][0]; 
            hp_output_buffer[2][7][1] <= hp_buffer[2][7][1] +  
              hp_buffer[2][3][1]; 
            hp_output_buffer[2][7][2] <= hp_buffer[2][7][2] +  
              hp_buffer[2][3][2]; 
   
            // block 7 to 11 
            hp_output_buffer[0][11][0] <= hp_buffer[0][11][0] +  
              hp_buffer[0][7][0]; 
            hp_output_buffer[0][11][1] <= hp_buffer[0][11][1] +  
              hp_buffer[0][7][1]; 
            hp_output_buffer[0][11][2] <= hp_buffer[0][11][2] +  
              hp_buffer[0][7][2]; 
            hp_output_buffer[1][11][0] <= hp_buffer[1][11][0] +  
              hp_buffer[1][7][0]; 
            hp_output_buffer[1][11][1] <= hp_buffer[1][11][1] +  
              hp_buffer[1][7][1]; 
            hp_output_buffer[1][11][2] <= hp_buffer[1][11][2] +  
              hp_buffer[1][7][2]; 
            hp_output_buffer[2][11][0] <= hp_buffer[2][11][0] +  
              hp_buffer[2][7][0]; 
            hp_output_buffer[2][11][1] <= hp_buffer[2][11][1] +  
              hp_buffer[2][7][1]; 
            hp_output_buffer[2][11][2] <= hp_buffer[2][11][2] +  
              hp_buffer[2][7][2]; 
             
            // block 11 to 15 
            hp_output_buffer[0][15][0] <= y_in[0] + hp_buffer[0][11][0]; 
            hp_output_buffer[0][15][1] <= y_in[1] + hp_buffer[0][11][1]; 
            hp_output_buffer[0][15][2] <= y_in[2] + hp_buffer[0][11][2]; 
            hp_output_buffer[1][15][0] <= u_in[0] + hp_buffer[1][11][0]; 
            hp_output_buffer[1][15][1] <= u_in[1] + hp_buffer[1][11][1]; 
            hp_output_buffer[1][15][2] <= u_in[2] + hp_buffer[1][11][2]; 
            hp_output_buffer[2][15][0] <= v_in[0] + hp_buffer[2][11][0]; 
            hp_output_buffer[2][15][1] <= v_in[1] + hp_buffer[2][11][1]; 
            hp_output_buffer[2][15][2] <= v_in[2] + hp_buffer[2][11][2]; 
   
            hp_output_buffer[0][15][3] <= y_in[3]; 
            hp_output_buffer[0][15][4] <= y_in[4]; 
            hp_output_buffer[0][15][5] <= y_in[5]; 
            hp_output_buffer[1][15][3] <= u_in[3]; 
            hp_output_buffer[1][15][4] <= u_in[4]; 
            hp_output_buffer[1][15][5] <= u_in[5]; 
            hp_output_buffer[2][15][3] <= v_in[3]; 
            hp_output_buffer[2][15][4] <= v_in[4]; 
            hp_output_buffer[2][15][5] <= v_in[5]; 
             
          // no prediction 
          end else begin 
   
            hp_output_buffer[0][0][0] <= hp_buffer[0][0][0]; 
            hp_output_buffer[0][1][0] <= hp_buffer[0][1][0]; 
            hp_output_buffer[0][2][0] <= hp_buffer[0][2][0]; 
            hp_output_buffer[0][3][0] <= hp_buffer[0][3][0]; 
            hp_output_buffer[0][4][0] <= hp_buffer[0][4][0]; 
            hp_output_buffer[0][5][0] <= hp_buffer[0][5][0]; 
            hp_output_buffer[0][6][0] <= hp_buffer[0][6][0]; 
            hp_output_buffer[0][7][0] <= hp_buffer[0][7][0]; 
            hp_output_buffer[0][8][0] <= hp_buffer[0][8][0]; 
            hp_output_buffer[0][9][0] <= hp_buffer[0][9][0]; 
            hp_output_buffer[0][10][0] <= hp_buffer[0][10][0]; 
            hp_output_buffer[0][11][0] <= hp_buffer[0][11][0]; 
            hp_output_buffer[0][12][0] <= hp_buffer[0][12][0]; 
            hp_output_buffer[0][13][0] <= hp_buffer[0][13][0]; 
            hp_output_buffer[0][14][0] <= hp_buffer[0][14][0]; 
            hp_output_buffer[0][15][0] <= y_in[0]; 
 
            hp_output_buffer[0][0][1] <= hp_buffer[0][0][1]; 
            hp_output_buffer[0][1][1] <= hp_buffer[0][1][1]; 
            hp_output_buffer[0][2][1] <= hp_buffer[0][2][1]; 
            hp_output_buffer[0][3][1] <= hp_buffer[0][3][1]; 
            hp_output_buffer[0][4][1] <= hp_buffer[0][4][1]; 
            hp_output_buffer[0][5][1] <= hp_buffer[0][5][1]; 
            hp_output_buffer[0][6][1] <= hp_buffer[0][6][1]; 
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            hp_output_buffer[0][7][1] <= hp_buffer[0][7][1]; 
            hp_output_buffer[0][8][1] <= hp_buffer[0][8][1]; 
            hp_output_buffer[0][9][1] <= hp_buffer[0][9][1]; 
            hp_output_buffer[0][10][1] <= hp_buffer[0][10][1]; 
            hp_output_buffer[0][11][1] <= hp_buffer[0][11][1]; 
            hp_output_buffer[0][12][1] <= hp_buffer[0][12][1]; 
            hp_output_buffer[0][13][1] <= hp_buffer[0][13][1]; 
            hp_output_buffer[0][14][1] <= hp_buffer[0][14][1]; 
            hp_output_buffer[0][15][1] <= y_in[1]; 
 
            hp_output_buffer[0][0][2] <= hp_buffer[0][0][2]; 
            hp_output_buffer[0][1][2] <= hp_buffer[0][1][2]; 
            hp_output_buffer[0][2][2] <= hp_buffer[0][2][2]; 
            hp_output_buffer[0][3][2] <= hp_buffer[0][3][2]; 
            hp_output_buffer[0][4][2] <= hp_buffer[0][4][2]; 
            hp_output_buffer[0][5][2] <= hp_buffer[0][5][2]; 
            hp_output_buffer[0][6][2] <= hp_buffer[0][6][2]; 
            hp_output_buffer[0][7][2] <= hp_buffer[0][7][2]; 
            hp_output_buffer[0][8][2] <= hp_buffer[0][8][2]; 
            hp_output_buffer[0][9][2] <= hp_buffer[0][9][2]; 
            hp_output_buffer[0][10][2] <= hp_buffer[0][10][2]; 
            hp_output_buffer[0][11][2] <= hp_buffer[0][11][2]; 
            hp_output_buffer[0][12][2] <= hp_buffer[0][12][2]; 
            hp_output_buffer[0][13][2] <= hp_buffer[0][13][2]; 
            hp_output_buffer[0][14][2] <= hp_buffer[0][14][2]; 
            hp_output_buffer[0][15][2] <= y_in[2]; 
 
            hp_output_buffer[1][0][0] <= hp_buffer[1][0][0]; 
            hp_output_buffer[1][1][0] <= hp_buffer[1][1][0]; 
            hp_output_buffer[1][2][0] <= hp_buffer[1][2][0]; 
            hp_output_buffer[1][3][0] <= hp_buffer[1][3][0]; 
            hp_output_buffer[1][4][0] <= hp_buffer[1][4][0]; 
            hp_output_buffer[1][5][0] <= hp_buffer[1][5][0]; 
            hp_output_buffer[1][6][0] <= hp_buffer[1][6][0]; 
            hp_output_buffer[1][7][0] <= hp_buffer[1][7][0]; 
            hp_output_buffer[1][8][0] <= hp_buffer[1][8][0]; 
            hp_output_buffer[1][9][0] <= hp_buffer[1][9][0]; 
            hp_output_buffer[1][10][0] <= hp_buffer[1][10][0]; 
            hp_output_buffer[1][11][0] <= hp_buffer[1][11][0]; 
            hp_output_buffer[1][12][0] <= hp_buffer[1][12][0]; 
            hp_output_buffer[1][13][0] <= hp_buffer[1][13][0]; 
            hp_output_buffer[1][14][0] <= hp_buffer[1][14][0]; 
            hp_output_buffer[1][15][0] <= u_in[0]; 
 
            hp_output_buffer[1][0][1] <= hp_buffer[1][0][1]; 
            hp_output_buffer[1][1][1] <= hp_buffer[1][1][1]; 
            hp_output_buffer[1][2][1] <= hp_buffer[1][2][1]; 
            hp_output_buffer[1][3][1] <= hp_buffer[1][3][1]; 
            hp_output_buffer[1][4][1] <= hp_buffer[1][4][1]; 
            hp_output_buffer[1][5][1] <= hp_buffer[1][5][1]; 
            hp_output_buffer[1][6][1] <= hp_buffer[1][6][1]; 
            hp_output_buffer[1][7][1] <= hp_buffer[1][7][1]; 
            hp_output_buffer[1][8][1] <= hp_buffer[1][8][1]; 
            hp_output_buffer[1][9][1] <= hp_buffer[1][9][1]; 
            hp_output_buffer[1][10][1] <= hp_buffer[1][10][1]; 
            hp_output_buffer[1][11][1] <= hp_buffer[1][11][1]; 
            hp_output_buffer[1][12][1] <= hp_buffer[1][12][1]; 
            hp_output_buffer[1][13][1] <= hp_buffer[1][13][1]; 
            hp_output_buffer[1][14][1] <= hp_buffer[1][14][1]; 
            hp_output_buffer[1][15][1] <= u_in[1]; 
 
            hp_output_buffer[1][0][2] <= hp_buffer[1][0][2]; 
            hp_output_buffer[1][1][2] <= hp_buffer[1][1][2]; 
            hp_output_buffer[1][2][2] <= hp_buffer[1][2][2]; 
            hp_output_buffer[1][3][2] <= hp_buffer[1][3][2]; 
            hp_output_buffer[1][4][2] <= hp_buffer[1][4][2]; 
            hp_output_buffer[1][5][2] <= hp_buffer[1][5][2]; 
            hp_output_buffer[1][6][2] <= hp_buffer[1][6][2]; 
            hp_output_buffer[1][7][2] <= hp_buffer[1][7][2]; 
            hp_output_buffer[1][8][2] <= hp_buffer[1][8][2]; 
            hp_output_buffer[1][9][2] <= hp_buffer[1][9][2]; 
            hp_output_buffer[1][10][2] <= hp_buffer[1][10][2]; 
            hp_output_buffer[1][11][2] <= hp_buffer[1][11][2]; 
            hp_output_buffer[1][12][2] <= hp_buffer[1][12][2]; 
            hp_output_buffer[1][13][2] <= hp_buffer[1][13][2]; 
            hp_output_buffer[1][14][2] <= hp_buffer[1][14][2]; 
            hp_output_buffer[1][15][2] <= u_in[2]; 
 
            hp_output_buffer[2][0][0] <= hp_buffer[2][0][0]; 
            hp_output_buffer[2][1][0] <= hp_buffer[2][1][0]; 
            hp_output_buffer[2][2][0] <= hp_buffer[2][2][0]; 
            hp_output_buffer[2][3][0] <= hp_buffer[2][3][0]; 
            hp_output_buffer[2][4][0] <= hp_buffer[2][4][0]; 
            hp_output_buffer[2][5][0] <= hp_buffer[2][5][0]; 
            hp_output_buffer[2][6][0] <= hp_buffer[2][6][0]; 
            hp_output_buffer[2][7][0] <= hp_buffer[2][7][0]; 
            hp_output_buffer[2][8][0] <= hp_buffer[2][8][0]; 
            hp_output_buffer[2][9][0] <= hp_buffer[2][9][0]; 
            hp_output_buffer[2][10][0] <= hp_buffer[2][10][0]; 
            hp_output_buffer[2][11][0] <= hp_buffer[2][11][0]; 
            hp_output_buffer[2][12][0] <= hp_buffer[2][12][0]; 
            hp_output_buffer[2][13][0] <= hp_buffer[2][13][0]; 
            hp_output_buffer[2][14][0] <= hp_buffer[2][14][0]; 
            hp_output_buffer[2][15][0] <= v_in[0]; 
 
            hp_output_buffer[2][0][1] <= hp_buffer[2][0][1]; 
            hp_output_buffer[2][1][1] <= hp_buffer[2][1][1]; 
            hp_output_buffer[2][2][1] <= hp_buffer[2][2][1]; 
            hp_output_buffer[2][3][1] <= hp_buffer[2][3][1]; 
            hp_output_buffer[2][4][1] <= hp_buffer[2][4][1]; 
            hp_output_buffer[2][5][1] <= hp_buffer[2][5][1]; 
            hp_output_buffer[2][6][1] <= hp_buffer[2][6][1]; 
            hp_output_buffer[2][7][1] <= hp_buffer[2][7][1]; 
            hp_output_buffer[2][8][1] <= hp_buffer[2][8][1]; 
            hp_output_buffer[2][9][1] <= hp_buffer[2][9][1]; 
            hp_output_buffer[2][10][1] <= hp_buffer[2][10][1]; 
            hp_output_buffer[2][11][1] <= hp_buffer[2][11][1]; 
            hp_output_buffer[2][12][1] <= hp_buffer[2][12][1]; 
            hp_output_buffer[2][13][1] <= hp_buffer[2][13][1]; 
            hp_output_buffer[2][14][1] <= hp_buffer[2][14][1]; 
            hp_output_buffer[2][15][1] <= v_in[1]; 
 
            hp_output_buffer[2][0][2] <= hp_buffer[2][0][2]; 
            hp_output_buffer[2][1][2] <= hp_buffer[2][1][2]; 
            hp_output_buffer[2][2][2] <= hp_buffer[2][2][2]; 
            hp_output_buffer[2][3][2] <= hp_buffer[2][3][2]; 
            hp_output_buffer[2][4][2] <= hp_buffer[2][4][2]; 
            hp_output_buffer[2][5][2] <= hp_buffer[2][5][2]; 
            hp_output_buffer[2][6][2] <= hp_buffer[2][6][2]; 
            hp_output_buffer[2][7][2] <= hp_buffer[2][7][2]; 
            hp_output_buffer[2][8][2] <= hp_buffer[2][8][2]; 
            hp_output_buffer[2][9][2] <= hp_buffer[2][9][2]; 
            hp_output_buffer[2][10][2] <= hp_buffer[2][10][2]; 
            hp_output_buffer[2][11][2] <= hp_buffer[2][11][2]; 
            hp_output_buffer[2][12][2] <= hp_buffer[2][12][2]; 
            hp_output_buffer[2][13][2] <= hp_buffer[2][13][2]; 
            hp_output_buffer[2][14][2] <= hp_buffer[2][14][2]; 
            hp_output_buffer[2][15][2] <= v_in[2]; 
            hp_output_buffer[0][0][3] <= hp_buffer[0][0][3]; 
            hp_output_buffer[0][1][3] <= hp_buffer[0][1][3]; 
            hp_output_buffer[0][2][3] <= hp_buffer[0][2][3]; 
            hp_output_buffer[0][3][3] <= hp_buffer[0][3][3]; 
            hp_output_buffer[0][4][3] <= hp_buffer[0][4][3]; 
            hp_output_buffer[0][5][3] <= hp_buffer[0][5][3]; 
            hp_output_buffer[0][6][3] <= hp_buffer[0][6][3]; 
            hp_output_buffer[0][7][3] <= hp_buffer[0][7][3]; 
            hp_output_buffer[0][8][3] <= hp_buffer[0][8][3]; 
            hp_output_buffer[0][9][3] <= hp_buffer[0][9][3]; 
            hp_output_buffer[0][10][3] <= hp_buffer[0][10][3]; 
            hp_output_buffer[0][11][3] <= hp_buffer[0][11][3]; 
            hp_output_buffer[0][12][3] <= hp_buffer[0][12][3]; 
            hp_output_buffer[0][13][3] <= hp_buffer[0][13][3]; 
            hp_output_buffer[0][14][3] <= hp_buffer[0][14][3]; 
            hp_output_buffer[0][15][3] <= y_in[3]; 
 
            hp_output_buffer[0][0][4] <= hp_buffer[0][0][4]; 
            hp_output_buffer[0][1][4] <= hp_buffer[0][1][4]; 
            hp_output_buffer[0][2][4] <= hp_buffer[0][2][4]; 
            hp_output_buffer[0][3][4] <= hp_buffer[0][3][4]; 
            hp_output_buffer[0][4][4] <= hp_buffer[0][4][4]; 
            hp_output_buffer[0][5][4] <= hp_buffer[0][5][4]; 
            hp_output_buffer[0][6][4] <= hp_buffer[0][6][4]; 
            hp_output_buffer[0][7][4] <= hp_buffer[0][7][4]; 
            hp_output_buffer[0][8][4] <= hp_buffer[0][8][4]; 
            hp_output_buffer[0][9][4] <= hp_buffer[0][9][4]; 
            hp_output_buffer[0][10][4] <= hp_buffer[0][10][4]; 
            hp_output_buffer[0][11][4] <= hp_buffer[0][11][4]; 
            hp_output_buffer[0][12][4] <= hp_buffer[0][12][4]; 
            hp_output_buffer[0][13][4] <= hp_buffer[0][13][4]; 
            hp_output_buffer[0][14][4] <= hp_buffer[0][14][4]; 
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            hp_output_buffer[0][15][4] <= y_in[4]; 
 
            hp_output_buffer[0][0][5] <= hp_buffer[0][0][5]; 
            hp_output_buffer[0][1][5] <= hp_buffer[0][1][5]; 
            hp_output_buffer[0][2][5] <= hp_buffer[0][2][5]; 
            hp_output_buffer[0][3][5] <= hp_buffer[0][3][5]; 
            hp_output_buffer[0][4][5] <= hp_buffer[0][4][5]; 
            hp_output_buffer[0][5][5] <= hp_buffer[0][5][5]; 
            hp_output_buffer[0][6][5] <= hp_buffer[0][6][5]; 
            hp_output_buffer[0][7][5] <= hp_buffer[0][7][5]; 
            hp_output_buffer[0][8][5] <= hp_buffer[0][8][5]; 
            hp_output_buffer[0][9][5] <= hp_buffer[0][9][5]; 
            hp_output_buffer[0][10][5] <= hp_buffer[0][10][5]; 
            hp_output_buffer[0][11][5] <= hp_buffer[0][11][5]; 
            hp_output_buffer[0][12][5] <= hp_buffer[0][12][5]; 
            hp_output_buffer[0][13][5] <= hp_buffer[0][13][5]; 
            hp_output_buffer[0][14][5] <= hp_buffer[0][14][5]; 
            hp_output_buffer[0][15][5] <= y_in[5]; 
 
            hp_output_buffer[1][0][3] <= hp_buffer[1][0][3]; 
            hp_output_buffer[1][1][3] <= hp_buffer[1][1][3]; 
            hp_output_buffer[1][2][3] <= hp_buffer[1][2][3]; 
            hp_output_buffer[1][3][3] <= hp_buffer[1][3][3]; 
            hp_output_buffer[1][4][3] <= hp_buffer[1][4][3]; 
            hp_output_buffer[1][5][3] <= hp_buffer[1][5][3]; 
            hp_output_buffer[1][6][3] <= hp_buffer[1][6][3]; 
            hp_output_buffer[1][7][3] <= hp_buffer[1][7][3]; 
            hp_output_buffer[1][8][3] <= hp_buffer[1][8][3]; 
            hp_output_buffer[1][9][3] <= hp_buffer[1][9][3]; 
            hp_output_buffer[1][10][3] <= hp_buffer[1][10][3]; 
            hp_output_buffer[1][11][3] <= hp_buffer[1][11][3]; 
            hp_output_buffer[1][12][3] <= hp_buffer[1][12][3]; 
            hp_output_buffer[1][13][3] <= hp_buffer[1][13][3]; 
            hp_output_buffer[1][14][3] <= hp_buffer[1][14][3]; 
            hp_output_buffer[1][15][3] <= u_in[3]; 
 
            hp_output_buffer[1][0][4] <= hp_buffer[1][0][4]; 
            hp_output_buffer[1][1][4] <= hp_buffer[1][1][4]; 
            hp_output_buffer[1][2][4] <= hp_buffer[1][2][4]; 
            hp_output_buffer[1][3][4] <= hp_buffer[1][3][4]; 
            hp_output_buffer[1][4][4] <= hp_buffer[1][4][4]; 
            hp_output_buffer[1][5][4] <= hp_buffer[1][5][4]; 
            hp_output_buffer[1][6][4] <= hp_buffer[1][6][4]; 
            hp_output_buffer[1][7][4] <= hp_buffer[1][7][4]; 
            hp_output_buffer[1][8][4] <= hp_buffer[1][8][4]; 
            hp_output_buffer[1][9][4] <= hp_buffer[1][9][4]; 
            hp_output_buffer[1][10][4] <= hp_buffer[1][10][4]; 
            hp_output_buffer[1][11][4] <= hp_buffer[1][11][4]; 
            hp_output_buffer[1][12][4] <= hp_buffer[1][12][4]; 
            hp_output_buffer[1][13][4] <= hp_buffer[1][13][4]; 
            hp_output_buffer[1][14][4] <= hp_buffer[1][14][4]; 
            hp_output_buffer[1][15][4] <= u_in[4]; 
 
            hp_output_buffer[1][0][5] <= hp_buffer[1][0][5]; 
            hp_output_buffer[1][1][5] <= hp_buffer[1][1][5]; 
            hp_output_buffer[1][2][5] <= hp_buffer[1][2][5]; 
            hp_output_buffer[1][3][5] <= hp_buffer[1][3][5]; 
            hp_output_buffer[1][4][5] <= hp_buffer[1][4][5]; 
            hp_output_buffer[1][5][5] <= hp_buffer[1][5][5]; 
            hp_output_buffer[1][6][5] <= hp_buffer[1][6][5]; 
            hp_output_buffer[1][7][5] <= hp_buffer[1][7][5]; 
            hp_output_buffer[1][8][5] <= hp_buffer[1][8][5]; 
            hp_output_buffer[1][9][5] <= hp_buffer[1][9][5]; 
            hp_output_buffer[1][10][5] <= hp_buffer[1][10][5]; 
            hp_output_buffer[1][11][5] <= hp_buffer[1][11][5]; 
            hp_output_buffer[1][12][5] <= hp_buffer[1][12][5]; 
            hp_output_buffer[1][13][5] <= hp_buffer[1][13][5]; 
            hp_output_buffer[1][14][5] <= hp_buffer[1][14][5]; 
            hp_output_buffer[1][15][5] <= u_in[5]; 
 
            hp_output_buffer[2][0][3] <= hp_buffer[2][0][3]; 
            hp_output_buffer[2][1][3] <= hp_buffer[2][1][3]; 
            hp_output_buffer[2][2][3] <= hp_buffer[2][2][3]; 
            hp_output_buffer[2][3][3] <= hp_buffer[2][3][3]; 
            hp_output_buffer[2][4][3] <= hp_buffer[2][4][3]; 
            hp_output_buffer[2][5][3] <= hp_buffer[2][5][3]; 
            hp_output_buffer[2][6][3] <= hp_buffer[2][6][3]; 
            hp_output_buffer[2][7][3] <= hp_buffer[2][7][3]; 
            hp_output_buffer[2][8][3] <= hp_buffer[2][8][3]; 
            hp_output_buffer[2][9][3] <= hp_buffer[2][9][3]; 
            hp_output_buffer[2][10][3] <= hp_buffer[2][10][3]; 
            hp_output_buffer[2][11][3] <= hp_buffer[2][11][3]; 
            hp_output_buffer[2][12][3] <= hp_buffer[2][12][3]; 
            hp_output_buffer[2][13][3] <= hp_buffer[2][13][3]; 
            hp_output_buffer[2][14][3] <= hp_buffer[2][14][3]; 
            hp_output_buffer[2][15][3] <= v_in[3]; 
 
            hp_output_buffer[2][0][4] <= hp_buffer[2][0][4]; 
            hp_output_buffer[2][1][4] <= hp_buffer[2][1][4]; 
            hp_output_buffer[2][2][4] <= hp_buffer[2][2][4]; 
            hp_output_buffer[2][3][4] <= hp_buffer[2][3][4]; 
            hp_output_buffer[2][4][4] <= hp_buffer[2][4][4]; 
            hp_output_buffer[2][5][4] <= hp_buffer[2][5][4]; 
            hp_output_buffer[2][6][4] <= hp_buffer[2][6][4]; 
            hp_output_buffer[2][7][4] <= hp_buffer[2][7][4]; 
            hp_output_buffer[2][8][4] <= hp_buffer[2][8][4]; 
            hp_output_buffer[2][9][4] <= hp_buffer[2][9][4]; 
            hp_output_buffer[2][10][4] <= hp_buffer[2][10][4]; 
            hp_output_buffer[2][11][4] <= hp_buffer[2][11][4]; 
            hp_output_buffer[2][12][4] <= hp_buffer[2][12][4]; 
            hp_output_buffer[2][13][4] <= hp_buffer[2][13][4]; 
            hp_output_buffer[2][14][4] <= hp_buffer[2][14][4]; 
            hp_output_buffer[2][15][4] <= v_in[4]; 
 
            hp_output_buffer[2][0][5] <= hp_buffer[2][0][5]; 
            hp_output_buffer[2][1][5] <= hp_buffer[2][1][5]; 
            hp_output_buffer[2][2][5] <= hp_buffer[2][2][5]; 
            hp_output_buffer[2][3][5] <= hp_buffer[2][3][5]; 
            hp_output_buffer[2][4][5] <= hp_buffer[2][4][5]; 
            hp_output_buffer[2][5][5] <= hp_buffer[2][5][5]; 
            hp_output_buffer[2][6][5] <= hp_buffer[2][6][5]; 
            hp_output_buffer[2][7][5] <= hp_buffer[2][7][5]; 
            hp_output_buffer[2][8][5] <= hp_buffer[2][8][5]; 
            hp_output_buffer[2][9][5] <= hp_buffer[2][9][5]; 
            hp_output_buffer[2][10][5] <= hp_buffer[2][10][5]; 
            hp_output_buffer[2][11][5] <= hp_buffer[2][11][5]; 
            hp_output_buffer[2][12][5] <= hp_buffer[2][12][5]; 
            hp_output_buffer[2][13][5] <= hp_buffer[2][13][5]; 
            hp_output_buffer[2][14][5] <= hp_buffer[2][14][5]; 
            hp_output_buffer[2][15][5] <= v_in[5]; 
 
          end 
        end else begin 
          lp_unused_param[0][lp_position] <= y_in[0]; 
          lp_unused_param[1][lp_position] <= u_in[0]; 
          lp_unused_param[2][lp_position] <= v_in[0]; 
          lp_position <= lp_position + 4'b1; 
        end // not block 15 
      end // not a used dclp block 
    end // predict active 
  end 
end 
 







// File: scanner_16x16.v 
//  
// Description: Takes a macroblock of data in block by block and reorders 
//              coefficients for encoding 
// 
// Created: 07/02/2008 
//  
// Author Seth Groder 
// 
//------------------------------------------------------------------------------ 
module scanner_16x16 ( 
  // inputs 
  input wire clk,                      // input clock 
  input wire reset,                    // synchronous reset 
  input wire data_in_valid,            // start quant signal 
  input wire vertical_scan,            // high if vertical scan should be used 
  input wire [255:0]data_in,           // incoming block of data 
   
  //outputs 
  output reg [255:0]data_out,          // outgoing block of scanned data 




// signal declarations 
 
// tracks when to reset counters 
reg [2:0] mb_count;                     
 
// position variables 
reg [3:0] block_position; 
reg [3:0] block_out_count; 
 
// input buffers 




// coefficient holders 
reg [15:0] dc_coef; 
reg [15:0] lp_coef [1:15]; 
reg [15:0] hp_coef [0:15][0:14]; 
 
// scan orders 
reg [3:0] hp_hor_order [1:15]; 
reg [3:0] hp_vert_order [1:15]; 
reg [3:0] lp_order [1:15]; 
 
// scan order trackers 
reg [31:0] hp_hor_count [1:15]; 
reg [31:0] hp_vert_count [1:15]; 
reg [31:0] lp_count [1:15]; 
 






// main clocked process 
always @(posedge clk) begin : FEED_SCANNER 
   
  // if in reset, clear registers 
  if( !reset ) begin 
    mb_count <= 3'b0; 
    block_position <= 4'b0; 
    data_out_ready <= 1'b0; 
    block_out_count <= 4'b0; 
    hp_vert_order[1] <= 4'd3; 
    hp_vert_order[2] <= 4'd7; 
    hp_vert_order[3] <= 4'd9; 
    hp_vert_order[4] <= 4'd0; 
    hp_vert_order[5] <= 4'd2; 
    hp_vert_order[6] <= 4'd6; 
    hp_vert_order[7] <= 4'd11; 
    hp_vert_order[8] <= 4'd1; 
    hp_vert_order[9] <= 4'd5; 
    hp_vert_order[10] <= 4'd12; 
    hp_vert_order[11] <= 4'd14; 
    hp_vert_order[12] <= 4'd4; 
    hp_vert_order[13] <= 4'd8; 
    hp_vert_order[14] <= 4'd13; 
    hp_vert_order[15] <= 4'd10; 
    hp_hor_order[1] <= 4'd0; 
    hp_hor_order[2] <= 4'd3; 
    hp_hor_order[3] <= 4'd7; 
    hp_hor_order[4] <= 4'd1; 
    hp_hor_order[5] <= 4'd2; 
    hp_hor_order[6] <= 4'd5; 
    hp_hor_order[7] <= 4'd10; 
    hp_hor_order[8] <= 4'd4; 
    hp_hor_order[9] <= 4'd6; 
    hp_hor_order[10] <= 4'd9; 
    hp_hor_order[11] <= 4'd12; 
    hp_hor_order[12] <= 4'd8; 
    hp_hor_order[13] <= 4'd11; 
    hp_hor_order[14] <= 4'd13; 
    hp_hor_order[15] <= 4'd14; 
    lp_order[1] <= 4'd0; 
    lp_order[2] <= 4'd3; 
    lp_order[3] <= 4'd7; 
    lp_order[4] <= 4'd1; 
    lp_order[5] <= 4'd2; 
    lp_order[6] <= 4'd5; 
    lp_order[7] <= 4'd10; 
    lp_order[8] <= 4'd4; 
    lp_order[9] <= 4'd6; 
    lp_order[10] <= 4'd9; 
    lp_order[11] <= 4'd12; 
    lp_order[12] <= 4'd8; 
    lp_order[13] <= 4'd11; 
    lp_order[14] <= 4'd13; 
    lp_order[15] <= 4'd14; 
    hp_vert_count[1] <= 32'd28; 
    hp_vert_count[2] <= 32'd26; 
    hp_vert_count[3] <= 32'd24; 
    hp_vert_count[4] <= 32'd22; 
    hp_vert_count[5] <= 32'd20; 
    hp_vert_count[6] <= 32'd18; 
    hp_vert_count[7] <= 32'd16; 
    hp_vert_count[8] <= 32'd14; 
    hp_vert_count[9] <= 32'd12; 
    hp_vert_count[10] <= 32'd10; 
    hp_vert_count[11] <= 32'd8; 
    hp_vert_count[12] <= 32'd6; 
    hp_vert_count[13] <= 32'd4; 
    hp_vert_count[14] <= 32'd2; 
    hp_vert_count[15] <= 32'd0; 
    hp_hor_count[1] <= 32'd28; 
    hp_hor_count[2] <= 32'd26; 
    hp_hor_count[3] <= 32'd24; 
    hp_hor_count[4] <= 32'd22; 
    hp_hor_count[5] <= 32'd20; 
    hp_hor_count[6] <= 32'd18; 
    hp_hor_count[7] <= 32'd16; 
    hp_hor_count[8] <= 32'd14; 
    hp_hor_count[9] <= 32'd12; 
    hp_hor_count[10] <= 32'd10; 
    hp_hor_count[11] <= 32'd8; 
    hp_hor_count[12] <= 32'd6; 
    hp_hor_count[13] <= 32'd4; 
    hp_hor_count[14] <= 32'd2; 
    hp_hor_count[15] <= 32'd0; 
    lp_count[1] <= 32'd28; 
    lp_count[2] <= 32'd26; 
    lp_count[3] <= 32'd24; 
    lp_count[4] <= 32'd22; 
    lp_count[5] <= 32'd20; 
    lp_count[6] <= 32'd18; 
    lp_count[7] <= 32'd16; 
    lp_count[8] <= 32'd14; 
    lp_count[9] <= 32'd12; 
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    lp_count[10] <= 32'd10; 
    lp_count[11] <= 32'd8; 
    lp_count[12] <= 32'd6; 
    lp_count[13] <= 32'd4; 
    lp_count[14] <= 32'd2; 
    lp_count[15] <= 32'd0; 
     
  end else begin 
     
    // buffer data in 
    data_in_r[0] <= data_in[15:0]; 
    data_in_r[1] <= data_in[31:16]; 
    data_in_r[2] <= data_in[47:32]; 
    data_in_r[3] <= data_in[63:48]; 
    data_in_r[4] <= data_in[79:64]; 
    data_in_r[5] <= data_in[95:80]; 
    data_in_r[6] <= data_in[111:96]; 
    data_in_r[7] <= data_in[127:112]; 
    data_in_r[8] <= data_in[143:128]; 
    data_in_r[9] <= data_in[159:144]; 
    data_in_r[10] <= data_in[175:160]; 
    data_in_r[11] <= data_in[191:176]; 
    data_in_r[12] <= data_in[207:192]; 
    data_in_r[13] <= data_in[223:208]; 
    data_in_r[14] <= data_in[239:224]; 
    data_in_r[15] <= data_in[255:240]; 
     
    data_in_valid_r <= data_in_valid; 
     
    vertical_scan_r <= vertical_scan; 
     
    // track macroblock and block position 
    if( data_in_valid_r == 1'b1 ) begin 
       
      // increment block position 
      block_position <= block_position + 4'b1; 
 
      // first block 
      if( block_position == 4'd0 ) begin 
        dc_coef <= data_in_r[0]; 
      end else if( block_position < 4'd15 ) begin 
        lp_coef[block_position] <= data_in_r[0]; 
      end 
       
      // determine which scan order to use 
      if( vertical_scan_r == 1'b1 ) begin 
         
        hp_coef[block_position][hp_vert_order[1]] <= data_in_r[1]; 
        hp_coef[block_position][hp_vert_order[2]] <= data_in_r[2]; 
        hp_coef[block_position][hp_vert_order[3]] <= data_in_r[3]; 
        hp_coef[block_position][hp_vert_order[4]] <= data_in_r[4]; 
        hp_coef[block_position][hp_vert_order[5]] <= data_in_r[5]; 
        hp_coef[block_position][hp_vert_order[6]] <= data_in_r[6]; 
        hp_coef[block_position][hp_vert_order[7]] <= data_in_r[7]; 
        hp_coef[block_position][hp_vert_order[8]] <= data_in_r[8]; 
        hp_coef[block_position][hp_vert_order[9]] <= data_in_r[9]; 
        hp_coef[block_position][hp_vert_order[10]] <= data_in_r[10]; 
        hp_coef[block_position][hp_vert_order[11]] <= data_in_r[11]; 
        hp_coef[block_position][hp_vert_order[12]] <= data_in_r[12]; 
        hp_coef[block_position][hp_vert_order[13]] <= data_in_r[13]; 
        hp_coef[block_position][hp_vert_order[14]] <= data_in_r[14]; 
        hp_coef[block_position][hp_vert_order[15]] <= data_in_r[15]; 
 
        if( data_in_r[1] != 16'b0 ) 
          hp_vert_count[hp_vert_order[1]] <=  
            hp_vert_count[hp_vert_order[1]] + 32'b1; 
        if( data_in_r[2] != 16'b0 ) 
          hp_vert_count[hp_vert_order[2]] <=  
            hp_vert_count[hp_vert_order[2]] + 32'b1; 
        if( data_in_r[3] != 16'b0 ) 
          hp_vert_count[hp_vert_order[3]] <=  
            hp_vert_count[hp_vert_order[3]] + 32'b1; 
        if( data_in_r[4] != 16'b0 ) 
          hp_vert_count[hp_vert_order[4]] <=  
            hp_vert_count[hp_vert_order[4]] + 32'b1; 
        if( data_in_r[5] != 16'b0 ) 
          hp_vert_count[hp_vert_order[5]] <=  
            hp_vert_count[hp_vert_order[5]] + 32'b1; 
        if( data_in_r[6] != 16'b0 ) 
          hp_vert_count[hp_vert_order[6]] <=  
            hp_vert_count[hp_vert_order[6]] + 32'b1; 
        if( data_in_r[7] != 16'b0 ) 
          hp_vert_count[hp_vert_order[7]] <=  
            hp_vert_count[hp_vert_order[7]] + 32'b1; 
        if( data_in_r[8] != 16'b0 ) 
          hp_vert_count[hp_vert_order[8]] <=  
            hp_vert_count[hp_vert_order[8]] + 32'b1; 
        if( data_in_r[9] != 16'b0 ) 
          hp_vert_count[hp_vert_order[9]] <=  
            hp_vert_count[hp_vert_order[9]] + 32'b1; 
        if( data_in_r[10] != 16'b0 ) 
          hp_vert_count[hp_vert_order[10]] <=  
            hp_vert_count[hp_vert_order[10]] + 32'b1; 
        if( data_in_r[11] != 16'b0 ) 
          hp_vert_count[hp_vert_order[11]] <=  
            hp_vert_count[hp_vert_order[11]] + 32'b1; 
        if( data_in_r[12] != 16'b0 ) 
          hp_vert_count[hp_vert_order[12]] <=  
            hp_vert_count[hp_vert_order[12]] + 32'b1; 
        if( data_in_r[13] != 16'b0 ) 
          hp_vert_count[hp_vert_order[13]] <=  
            hp_vert_count[hp_vert_order[13]] + 32'b1; 
        if( data_in_r[14] != 16'b0 ) 
          hp_vert_count[hp_vert_order[14]] <=  
            hp_vert_count[hp_vert_order[14]] + 32'b1; 
        if( data_in_r[15] != 16'b0 ) 
          hp_vert_count[hp_vert_order[15]] <=  
            hp_vert_count[hp_vert_order[15]] + 32'b1; 
         
        if( hp_vert_count[1] < hp_vert_count[2] ) begin 
          hp_vert_order[1] <= hp_vert_order[2]; 
          hp_vert_order[2] <= hp_vert_order[1]; 
          hp_vert_count[1] <= hp_vert_count[2]; 
          hp_vert_count[2] <= hp_vert_count[1]; 
        end 
         
        if( hp_vert_count[2] < hp_vert_count[3] ) begin 
          hp_vert_order[2] <= hp_vert_order[3]; 
          hp_vert_order[3] <= hp_vert_order[2]; 
          hp_vert_count[2] <= hp_vert_count[3]; 
          hp_vert_count[3] <= hp_vert_count[2]; 
        end 
         
        if( hp_vert_count[3] < hp_vert_count[4] ) begin 
          hp_vert_order[3] <= hp_vert_order[4]; 
          hp_vert_order[4] <= hp_vert_order[3]; 
          hp_vert_count[3] <= hp_vert_count[4]; 
          hp_vert_count[4] <= hp_vert_count[3]; 
        end 
         
        if( hp_vert_count[4] < hp_vert_count[5] ) begin 
          hp_vert_order[4] <= hp_vert_order[5]; 
          hp_vert_order[5] <= hp_vert_order[4]; 
          hp_vert_count[4] <= hp_vert_count[5]; 
          hp_vert_count[5] <= hp_vert_count[4]; 
        end 
         
        if( hp_vert_count[5] < hp_vert_count[6] ) begin 
          hp_vert_order[5] <= hp_vert_order[6]; 
          hp_vert_order[6] <= hp_vert_order[5]; 
          hp_vert_count[5] <= hp_vert_count[6]; 
          hp_vert_count[6] <= hp_vert_count[5]; 
        end 
         
        if( hp_vert_count[6] < hp_vert_count[7] ) begin 
          hp_vert_order[6] <= hp_vert_order[7]; 
          hp_vert_order[7] <= hp_vert_order[6]; 
          hp_vert_count[6] <= hp_vert_count[7]; 
          hp_vert_count[7] <= hp_vert_count[6]; 
        end 
         
        if( hp_vert_count[7] < hp_vert_count[8] ) begin 
          hp_vert_order[7] <= hp_vert_order[8]; 
          hp_vert_order[8] <= hp_vert_order[7]; 
          hp_vert_count[7] <= hp_vert_count[8]; 
          hp_vert_count[8] <= hp_vert_count[7]; 
        end 
         
        if( hp_vert_count[8] < hp_vert_count[9] ) begin 
          hp_vert_order[8] <= hp_vert_order[9]; 
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          hp_vert_order[9] <= hp_vert_order[8]; 
          hp_vert_count[8] <= hp_vert_count[9]; 
          hp_vert_count[9] <= hp_vert_count[8]; 
        end 
         
        if( hp_vert_count[9] < hp_vert_count[10] ) begin 
          hp_vert_order[9] <= hp_vert_order[10]; 
          hp_vert_order[10] <= hp_vert_order[9]; 
          hp_vert_count[9] <= hp_vert_count[10]; 
          hp_vert_count[10] <= hp_vert_count[9]; 
        end 
         
        if( hp_vert_count[10] < hp_vert_count[11] ) begin 
          hp_vert_order[10] <= hp_vert_order[11]; 
          hp_vert_order[11] <= hp_vert_order[10]; 
          hp_vert_count[10] <= hp_vert_count[11]; 
          hp_vert_count[11] <= hp_vert_count[10]; 
        end 
         
        if( hp_vert_count[11] < hp_vert_count[12] ) begin 
          hp_vert_order[11] <= hp_vert_order[12]; 
          hp_vert_order[12] <= hp_vert_order[11]; 
          hp_vert_count[11] <= hp_vert_count[12]; 
          hp_vert_count[12] <= hp_vert_count[11]; 
        end 
         
        if( hp_vert_count[12] < hp_vert_count[13] ) begin 
          hp_vert_order[12] <= hp_vert_order[13]; 
          hp_vert_order[13] <= hp_vert_order[12]; 
          hp_vert_count[12] <= hp_vert_count[13]; 
          hp_vert_count[13] <= hp_vert_count[12]; 
        end 
         
        if( hp_vert_count[13] < hp_vert_count[14] ) begin 
          hp_vert_order[13] <= hp_vert_order[14]; 
          hp_vert_order[14] <= hp_vert_order[13]; 
          hp_vert_count[13] <= hp_vert_count[14]; 
          hp_vert_count[14] <= hp_vert_count[13]; 
        end 
         
        if( hp_vert_count[14] < hp_vert_count[15] ) begin 
          hp_vert_order[14] <= hp_vert_order[15]; 
          hp_vert_order[15] <= hp_vert_order[14]; 
          hp_vert_count[14] <= hp_vert_count[15]; 
          hp_vert_count[15] <= hp_vert_count[14]; 
        end 
         
      end else begin 
         
        hp_coef[block_position][hp_hor_order[1]] <= data_in_r[1]; 
        hp_coef[block_position][hp_hor_order[2]] <= data_in_r[2]; 
        hp_coef[block_position][hp_hor_order[3]] <= data_in_r[3]; 
        hp_coef[block_position][hp_hor_order[4]] <= data_in_r[4]; 
        hp_coef[block_position][hp_hor_order[5]] <= data_in_r[5]; 
        hp_coef[block_position][hp_hor_order[6]] <= data_in_r[6]; 
        hp_coef[block_position][hp_hor_order[7]] <= data_in_r[7]; 
        hp_coef[block_position][hp_hor_order[8]] <= data_in_r[8]; 
        hp_coef[block_position][hp_hor_order[9]] <= data_in_r[9]; 
        hp_coef[block_position][hp_hor_order[10]] <= data_in_r[10]; 
        hp_coef[block_position][hp_hor_order[11]] <= data_in_r[11]; 
        hp_coef[block_position][hp_hor_order[12]] <= data_in_r[12]; 
        hp_coef[block_position][hp_hor_order[13]] <= data_in_r[13]; 
        hp_coef[block_position][hp_hor_order[14]] <= data_in_r[14]; 
        hp_coef[block_position][hp_hor_order[15]] <= data_in_r[15]; 
         
        if( data_in_r[1] != 16'b0 ) 
          hp_hor_count[hp_hor_order[1]] <=  
            hp_hor_count[hp_hor_order[1]] + 32'b1; 
        if( data_in_r[2] != 16'b0 ) 
          hp_hor_count[hp_hor_order[2]] <=  
            hp_hor_count[hp_hor_order[2]] + 32'b1; 
        if( data_in_r[3] != 16'b0 ) 
          hp_hor_count[hp_hor_order[3]] <=  
            hp_hor_count[hp_hor_order[3]] + 32'b1; 
        if( data_in_r[4] != 16'b0 ) 
          hp_hor_count[hp_hor_order[4]] <=  
            hp_hor_count[hp_hor_order[4]] + 32'b1; 
        if( data_in_r[5] != 16'b0 ) 
          hp_hor_count[hp_hor_order[5]] <=  
            hp_hor_count[hp_hor_order[5]] + 32'b1; 
        if( data_in_r[6] != 16'b0 ) 
          hp_hor_count[hp_hor_order[6]] <=  
            hp_hor_count[hp_hor_order[6]] + 32'b1; 
        if( data_in_r[7] != 16'b0 ) 
          hp_hor_count[hp_hor_order[7]] <=  
            hp_hor_count[hp_hor_order[7]] + 32'b1; 
        if( data_in_r[8] != 16'b0 ) 
          hp_hor_count[hp_hor_order[8]] <=  
            hp_hor_count[hp_hor_order[8]] + 32'b1; 
        if( data_in_r[9] != 16'b0 ) 
          hp_hor_count[hp_hor_order[9]] <=  
            hp_hor_count[hp_hor_order[9]] + 32'b1; 
        if( data_in_r[10] != 16'b0 ) 
          hp_hor_count[hp_hor_order[10]] <=  
            hp_hor_count[hp_hor_order[10]] + 32'b1; 
        if( data_in_r[11] != 16'b0 ) 
          hp_hor_count[hp_hor_order[11]] <=  
            hp_hor_count[hp_hor_order[11]] + 32'b1; 
        if( data_in_r[12] != 16'b0 ) 
          hp_hor_count[hp_hor_order[12]] <=  
            hp_hor_count[hp_hor_order[12]] + 32'b1; 
        if( data_in_r[13] != 16'b0 ) 
          hp_hor_count[hp_hor_order[13]] <=  
            hp_hor_count[hp_hor_order[13]] + 32'b1; 
        if( data_in_r[14] != 16'b0 ) 
          hp_hor_count[hp_hor_order[14]] <=  
            hp_hor_count[hp_hor_order[14]] + 32'b1; 
        if( data_in_r[15] != 16'b0 ) 
          hp_hor_count[hp_hor_order[15]] <=  
            hp_hor_count[hp_hor_order[15]] + 32'b1; 
 
        if( hp_hor_count[1] < hp_hor_count[2] ) begin 
          hp_hor_order[1] <= hp_hor_order[2]; 
          hp_hor_order[2] <= hp_hor_order[1]; 
          hp_hor_count[1] <= hp_hor_count[2]; 
          hp_hor_count[2] <= hp_hor_count[1]; 
        end 
         
        if( hp_hor_count[2] < hp_hor_count[3] ) begin 
          hp_hor_order[2] <= hp_hor_order[3]; 
          hp_hor_order[3] <= hp_hor_order[2]; 
          hp_hor_count[2] <= hp_hor_count[3]; 
          hp_hor_count[3] <= hp_hor_count[2]; 
        end 
         
        if( hp_hor_count[3] < hp_hor_count[4] ) begin 
          hp_hor_order[3] <= hp_hor_order[4]; 
          hp_hor_order[4] <= hp_hor_order[3]; 
          hp_hor_count[3] <= hp_hor_count[4]; 
          hp_hor_count[4] <= hp_hor_count[3]; 
        end 
         
        if( hp_hor_count[4] < hp_hor_count[5] ) begin 
          hp_hor_order[4] <= hp_hor_order[5]; 
          hp_hor_order[5] <= hp_hor_order[4]; 
          hp_hor_count[4] <= hp_hor_count[5]; 
          hp_hor_count[5] <= hp_hor_count[4]; 
        end 
         
        if( hp_hor_count[5] < hp_hor_count[6] ) begin 
          hp_hor_order[5] <= hp_hor_order[6]; 
          hp_hor_order[6] <= hp_hor_order[5]; 
          hp_hor_count[5] <= hp_hor_count[6]; 
          hp_hor_count[6] <= hp_hor_count[5]; 
        end 
         
        if( hp_hor_count[6] < hp_hor_count[7] ) begin 
          hp_hor_order[6] <= hp_hor_order[7]; 
          hp_hor_order[7] <= hp_hor_order[6]; 
          hp_hor_count[6] <= hp_hor_count[7]; 
          hp_hor_count[7] <= hp_hor_count[6]; 
        end 
         
        if( hp_hor_count[7] < hp_hor_count[8] ) begin 
          hp_hor_order[7] <= hp_hor_order[8]; 
          hp_hor_order[8] <= hp_hor_order[7]; 
          hp_hor_count[7] <= hp_hor_count[8]; 
          hp_hor_count[8] <= hp_hor_count[7]; 
        end 
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        if( hp_hor_count[8] < hp_hor_count[9] ) begin 
          hp_hor_order[8] <= hp_hor_order[9]; 
          hp_hor_order[9] <= hp_hor_order[8]; 
          hp_hor_count[8] <= hp_hor_count[9]; 
          hp_hor_count[9] <= hp_hor_count[8]; 
        end 
         
        if( hp_hor_count[9] < hp_hor_count[10] ) begin 
          hp_hor_order[9] <= hp_hor_order[10]; 
          hp_hor_order[10] <= hp_hor_order[9]; 
          hp_hor_count[9] <= hp_hor_count[10]; 
          hp_hor_count[10] <= hp_hor_count[9]; 
        end 
         
        if( hp_hor_count[10] < hp_hor_count[11] ) begin 
          hp_hor_order[10] <= hp_hor_order[11]; 
          hp_hor_order[11] <= hp_hor_order[10]; 
          hp_hor_count[10] <= hp_hor_count[11]; 
          hp_hor_count[11] <= hp_hor_count[10]; 
        end 
         
        if( hp_hor_count[11] < hp_hor_count[12] ) begin 
          hp_hor_order[11] <= hp_hor_order[12]; 
          hp_hor_order[12] <= hp_hor_order[11]; 
          hp_hor_count[11] <= hp_hor_count[12]; 
          hp_hor_count[12] <= hp_hor_count[11]; 
        end 
         
        if( hp_hor_count[12] < hp_hor_count[13] ) begin 
          hp_hor_order[12] <= hp_hor_order[13]; 
          hp_hor_order[13] <= hp_hor_order[12]; 
          hp_hor_count[12] <= hp_hor_count[13]; 
          hp_hor_count[13] <= hp_hor_count[12]; 
        end 
         
        if( hp_hor_count[13] < hp_hor_count[14] ) begin 
          hp_hor_order[13] <= hp_hor_order[14]; 
          hp_hor_order[14] <= hp_hor_order[13]; 
          hp_hor_count[13] <= hp_hor_count[14]; 
          hp_hor_count[14] <= hp_hor_count[13]; 
        end 
         
        if( hp_hor_count[14] < hp_hor_count[15] ) begin 
          hp_hor_order[14] <= hp_hor_order[15]; 
          hp_hor_order[15] <= hp_hor_order[14]; 
          hp_hor_count[14] <= hp_hor_count[15]; 
          hp_hor_count[15] <= hp_hor_count[14]; 
        end 
         
      end 
       
      // last block 
      if( block_position == 4'd15 ) begin 
         
        // increment macroblock position 
        mb_count <= mb_count + 3'b1; 
       
        // signal that data is now read y for output 
        data_out_ready <= 1'b1; 
         
        // if need to reset the counters 
        if( mb_count == 3'd7 ) begin 
          hp_vert_count[1] <= 32'd28; 
          hp_vert_count[2] <= 32'd26; 
          hp_vert_count[3] <= 32'd24; 
          hp_vert_count[4] <= 32'd22; 
          hp_vert_count[5] <= 32'd20; 
          hp_vert_count[6] <= 32'd18; 
          hp_vert_count[7] <= 32'd16; 
          hp_vert_count[8] <= 32'd14; 
          hp_vert_count[9] <= 32'd12; 
          hp_vert_count[10] <= 32'd10; 
          hp_vert_count[11] <= 32'd8; 
          hp_vert_count[12] <= 32'd6; 
          hp_vert_count[13] <= 32'd4; 
          hp_vert_count[14] <= 32'd2; 
          hp_vert_count[15] <= 32'd0; 
          hp_hor_count[1] <= 32'd28; 
          hp_hor_count[2] <= 32'd26; 
          hp_hor_count[3] <= 32'd24; 
          hp_hor_count[4] <= 32'd22; 
          hp_hor_count[5] <= 32'd20; 
          hp_hor_count[6] <= 32'd18; 
          hp_hor_count[7] <= 32'd16; 
          hp_hor_count[8] <= 32'd14; 
          hp_hor_count[9] <= 32'd12; 
          hp_hor_count[10] <= 32'd10; 
          hp_hor_count[11] <= 32'd8; 
          hp_hor_count[12] <= 32'd6; 
          hp_hor_count[13] <= 32'd4; 
          hp_hor_count[14] <= 32'd2; 
          hp_hor_count[15] <= 32'd0; 
        end 
         
        lp_coef[lp_order[1] + 1] <= lp_coef[1]; 
        lp_coef[lp_order[2] + 1] <= lp_coef[2]; 
        lp_coef[lp_order[3] + 1] <= lp_coef[3]; 
        lp_coef[lp_order[4] + 1] <= lp_coef[4]; 
        lp_coef[lp_order[5] + 1] <= lp_coef[5]; 
        lp_coef[lp_order[6] + 1] <= lp_coef[6]; 
        lp_coef[lp_order[7] + 1] <= lp_coef[7]; 
        lp_coef[lp_order[8] + 1] <= lp_coef[8]; 
        lp_coef[lp_order[9] + 1] <= lp_coef[9]; 
        lp_coef[lp_order[10] + 1] <= lp_coef[10]; 
        lp_coef[lp_order[11] + 1] <= lp_coef[11]; 
        lp_coef[lp_order[12] + 1] <= lp_coef[12]; 
        lp_coef[lp_order[13] + 1] <= lp_coef[13]; 
        lp_coef[lp_order[14] + 1] <= lp_coef[14]; 
        lp_coef[lp_order[15] + 1] <= data_in_r[0]; 
 
        if( lp_coef[1] != 16'b0 ) 
          lp_count[1] <= lp_count[1] + 32'b1; 
        if( lp_coef[2] != 16'b0 ) 
          lp_count[2] <= lp_count[2] + 32'b1; 
        if( lp_coef[3] != 16'b0 ) 
          lp_count[3] <= lp_count[3] + 32'b1; 
        if( lp_coef[4] != 16'b0 ) 
          lp_count[4] <= lp_count[4] + 32'b1; 
        if( lp_coef[5] != 16'b0 ) 
          lp_count[5] <= lp_count[5] + 32'b1; 
        if( lp_coef[6] != 16'b0 ) 
          lp_count[6] <= lp_count[6] + 32'b1; 
        if( lp_coef[7] != 16'b0 ) 
          lp_count[7] <= lp_count[7] + 32'b1; 
        if( lp_coef[8] != 16'b0 ) 
          lp_count[8] <= lp_count[8] + 32'b1; 
        if( lp_coef[9] != 16'b0 ) 
          lp_count[9] <= lp_count[9] + 32'b1; 
        if( lp_coef[10] != 16'b0 ) 
          lp_count[10] <= lp_count[10] + 32'b1; 
        if( lp_coef[11] != 16'b0 ) 
          lp_count[11] <= lp_count[11] + 32'b1; 
        if( lp_coef[12] != 16'b0 ) 
          lp_count[12] <= lp_count[12] + 32'b1; 
        if( lp_coef[13] != 16'b0 ) 
          lp_count[13] <= lp_count[13] + 32'b1; 
        if( lp_coef[14] != 16'b0 ) 
          lp_count[14] <= lp_count[14] + 32'b1; 
        if( data_in_r[0] != 16'b0 ) 
          lp_count[15] <= lp_count[15] + 32'b1; 
         
        if( lp_count[1] < lp_count[2] ) begin 
          lp_order[1] <= lp_order[2]; 
          lp_order[2] <= lp_order[1]; 
          lp_count[1] <= lp_count[2]; 
          lp_count[2] <= lp_count[1]; 
        end 
         
        if( lp_count[2] < lp_count[3] ) begin 
          lp_order[2] <= lp_order[3]; 
          lp_order[3] <= lp_order[2]; 
          lp_count[2] <= lp_count[3]; 
          lp_count[3] <= lp_count[2]; 
        end 
         
        if( lp_count[3] < lp_count[4] ) begin 
          lp_order[3] <= lp_order[4]; 
          lp_order[4] <= lp_order[3]; 
          lp_count[3] <= lp_count[4]; 
          lp_count[4] <= lp_count[3]; 
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        end 
         
        if( lp_count[4] < lp_count[5] ) begin 
          lp_order[4] <= lp_order[5]; 
          lp_order[5] <= lp_order[4]; 
          lp_count[4] <= lp_count[5]; 
          lp_count[5] <= lp_count[4]; 
        end 
         
        if( lp_count[5] < lp_count[6] ) begin 
          lp_order[5] <= lp_order[6]; 
          lp_order[6] <= lp_order[5]; 
          lp_count[5] <= lp_count[6]; 
          lp_count[6] <= lp_count[5]; 
        end 
         
        if( lp_count[6] < lp_count[7] ) begin 
          lp_order[6] <= lp_order[7]; 
          lp_order[7] <= lp_order[6]; 
          lp_count[6] <= lp_count[7]; 
          lp_count[7] <= lp_count[6]; 
        end 
         
        if( lp_count[7] < lp_count[8] ) begin 
          lp_order[7] <= lp_order[8]; 
          lp_order[8] <= lp_order[7]; 
          lp_count[7] <= lp_count[8]; 
          lp_count[8] <= lp_count[7]; 
        end 
         
        if( lp_count[8] < lp_count[9] ) begin 
          lp_order[8] <= lp_order[9]; 
          lp_order[9] <= lp_order[8]; 
          lp_count[8] <= lp_count[9]; 
          lp_count[9] <= lp_count[8]; 
        end 
         
        if( lp_count[9] < lp_count[10] ) begin 
          lp_order[9] <= lp_order[10]; 
          lp_order[10] <= lp_order[9]; 
          lp_count[9] <= lp_count[10]; 
          lp_count[10] <= lp_count[9]; 
        end 
         
        if( lp_count[10] < lp_count[11] ) begin 
          lp_order[10] <= lp_order[11]; 
          lp_order[11] <= lp_order[10]; 
          lp_count[10] <= lp_count[11]; 
          lp_count[11] <= lp_count[10]; 
        end 
         
        if( lp_count[11] < lp_count[12] ) begin 
          lp_order[11] <= lp_order[12]; 
          lp_order[12] <= lp_order[11]; 
          lp_count[11] <= lp_count[12]; 
          lp_count[12] <= lp_count[11]; 
        end 
         
        if( lp_count[12] < lp_count[13] ) begin 
          lp_order[12] <= lp_order[13]; 
          lp_order[13] <= lp_order[12]; 
          lp_count[12] <= lp_count[13]; 
          lp_count[13] <= lp_count[12]; 
        end 
         
        if( lp_count[13] < lp_count[14] ) begin 
          lp_order[13] <= lp_order[14]; 
          lp_order[14] <= lp_order[13]; 
          lp_count[13] <= lp_count[14]; 
          lp_count[14] <= lp_count[13]; 
        end 
         
        if( lp_count[14] < lp_count[15] ) begin 
          lp_order[14] <= lp_order[15]; 
          lp_order[15] <= lp_order[14]; 
          lp_count[14] <= lp_count[15]; 
          lp_count[15] <= lp_count[14]; 
        end 
 
      end 
       
    end 
     
    // send output 
    if( data_out_ready == 1'b1 ) begin  
       
      // increment block out count 
      block_out_count <= block_out_count + 4'b1; 
       
      if( block_out_count == 4'd15 ) begin 
        data_out_ready <= 1'b0; 
      end 
       
      if( block_out_count == 4'd0 ) begin 
        data_out <= { hp_coef[0][14], hp_coef[0][13], hp_coef[0][12],  
                      hp_coef[0][11], hp_coef[0][10], hp_coef[0][9],  
                      hp_coef[0][8], hp_coef[0][7], hp_coef[0][6],  
                      hp_coef[0][5], hp_coef[0][4], hp_coef[0][3],  
                      hp_coef[0][2], hp_coef[0][1], hp_coef[0][0],  
                      dc_coef }; 
      end else begin 
        data_out <= { hp_coef[block_out_count][14],  
          hp_coef[block_out_count][13], hp_coef[block_out_count][12],  
          hp_coef[block_out_count][11], hp_coef[block_out_count][10], 
          hp_coef[block_out_count][9], hp_coef[block_out_count][8],  
          hp_coef[block_out_count][7], hp_coef[block_out_count][6],  
          hp_coef[block_out_count][5], hp_coef[block_out_count][4],  
          hp_coef[block_out_count][3], hp_coef[block_out_count][2],  
          hp_coef[block_out_count][1], hp_coef[block_out_count][0],  
          lp_coef[block_out_count] }; 
      end 
    end  
 
    // set data_out_valid flag 
    data_out_valid <= data_out_ready; 
     
  end 
end 
 

















# main prog 
####################################### 
 
# if not given input file name quit 
if( scalar(@ARGV) != 1){ 
  die( "ERROR Usage: cmd_to_c.pl INFILE\n"); 
} 
 
# open read and write files 
open(INFILE, "<$ARGV[0].bmp") || die("ERROR: $ARGV[0] cannot be opened!\n"); 
open(OUTFILE, ">$ARGV[0].hex"); 
 
# loop while there are still characters in the input file 
while( read(INFILE, $character, 1 )) { 






## end bmp_to_hex.pl ## 
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Appendix D. Quartus II Synthesis Reports 
LBT Fitting: 
 
Fitter Status : Successful - Wed May 21 15:35:14 2008 
Quartus II Version : 7.0 Build 33 02/05/2007 SJ Full Version 
Revision Name : lbt_16x16 
Top-level Entity Name : lbt_16x16 
Family : Stratix III 
Device : EP3SL340F1760C3 
Timing Models : Preliminary 
Logic utilization : 29 % 
    Combinational ALUTs : 20,444 / 270,400 ( 8 % ) 
    Memory ALUTs : 0 / 135,200 ( 0 % ) 
    Dedicated logic registers : 77,143 / 270,400 ( 29 % ) 
Total registers : 77143 
Total pins : 575 / 1,120 ( 51 % ) 
Total virtual pins : 0 
Total block memory bits : 7,295,232 / 16,662,528 ( 44 % ) 
DSP block 18-bit elements : 6 / 576 ( 1 % ) 
Total PLLs : 0 / 12 ( 0 % ) 





TimeQuest Timing Analyzer Summary 
------------------------------------------------------------ 
 
Type  : Setup 'clk' 
Slack : -0.150 
TNS   : -0.150 
 
Type  : Hold 'clk' 
Slack : -0.039 
TNS   : -0.039 
 






PowerPlay Power Analyzer Status : Successful - Thu Apr 10 15:50:32 2008 
Quartus II Version : 7.0 Build 33 02/05/2007 SJ Full Version 
Revision Name : lbt_16x16 
Top-level Entity Name : lbt_16x16 
Family : Stratix III 
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Device : EP3SL340F1760C3 
Power Models : Preliminary 
Total Thermal Power Dissipation : 1381.62 mW 
Core Dynamic Thermal Power Dissipation : 0.00 mW 
Core Static Thermal Power Dissipation : 1339.00 mW 
I/O Thermal Power Dissipation : 42.61 mW 





Fitter Status : Successful - Thu Jul 24 07:17:24 2008 
Quartus II Version : 7.0 Build 33 02/05/2007 SJ Full Version 
Revision Name : predict_16x16 
Top-level Entity Name : predict_16x16 
Family : Stratix III 
Device : EP3SL340F1760C3 
Timing Models : Preliminary 
Logic utilization : 5 % 
    Combinational ALUTs : 6,838 / 270,400 ( 3 % ) 
    Memory ALUTs : 0 / 135,200 ( 0 % ) 
    Dedicated logic registers : 11,892 / 270,400 ( 4 % ) 
Total registers : 11892 
Total pins : 696 / 1,120 ( 62 % ) 
Total virtual pins : 0 
Total block memory bits : 79,296 / 16,662,528 ( < 1 % ) 
DSP block 18-bit elements : 0 / 576 ( 0 % ) 
Total PLLs : 0 / 12 ( 0 % ) 





TimeQuest Timing Analyzer Summary 
------------------------------------------------------------ 
 
Type  : Setup 'clk' 
Slack : 0.319 
TNS   : 0.000 
 
Type  : Hold 'clk' 
Slack : 0.270 
TNS   : 0.000 
 








PowerPlay Power Analyzer Status : Successful - Thu Jul 24 10:07:59 2008 
Quartus II Version : 7.0 Build 33 02/05/2007 SJ Full Version 
Revision Name : predict_16x16 
Top-level Entity Name : predict_16x16 
Family : Stratix III 
Device : EP3SL340F1760C3 
Power Models : Preliminary 
Total Thermal Power Dissipation : 1689.27 mW 
Core Dynamic Thermal Power Dissipation : 179.35 mW 
Core Static Thermal Power Dissipation : 1448.94 mW 
I/O Thermal Power Dissipation : 60.98 mW 





Fitter Status : Successful - Sat Jul 05 15:50:12 2008 
Quartus II Version : 7.0 Build 33 02/05/2007 SJ Full Version 
Revision Name : scanner_16x16 
Top-level Entity Name : scanner_16x16 
Family : Stratix III 
Device : EP3SL340F1760C3 
Timing Models : Preliminary 
Logic utilization : 15 % 
    Combinational ALUTs : 40,699 / 270,400 ( 15 % ) 
    Memory ALUTs : 0 / 135,200 ( 0 % ) 
    Dedicated logic registers : 6,567 / 270,400 ( 2 % ) 
Total registers : 6567 
Total pins : 517 / 1,120 ( 46 % ) 
Total virtual pins : 0 
Total block memory bits : 0 / 16,662,528 ( 0 % ) 
DSP block 18-bit elements : 0 / 576 ( 0 % ) 
Total PLLs : 0 / 12 ( 0 % ) 





TimeQuest Timing Analyzer Summary 
------------------------------------------------------------ 
 
Type  : Setup 'clk' 
Slack : -0.466 
TNS   : -10.613 
 
Type  : Hold 'clk' 
Slack : 0.385 










PowerPlay Power Analyzer Status : Successful - Thu Jul 10 16:01:31 2008 
Quartus II Version : 7.0 Build 33 02/05/2007 SJ Full Version 
Revision Name : scanner_16x16 
Top-level Entity Name : scanner_16x16 
Family : Stratix III 
Device : EP3SL340F1760C3 
Power Models : Preliminary 
Total Thermal Power Dissipation : 1924.81 mW 
Core Dynamic Thermal Power Dissipation : 424.27 mW 
Core Static Thermal Power Dissipation : 1452.85 mW 
I/O Thermal Power Dissipation : 47.68 mW 
Power Estimation Confidence : Low: user provided insufficient toggle rate 
data 
